### DENON

For U.S.A., Canada, Europe & Japan model

### **SERVICE MANUAL**

### MODEL DVD-5900 DVD-A11

**DVD AUDIO-VIDEO / SUPER AUDIO CD PLAYER** 

### 注 意

サービスをおこなう前に、このサービスマニュアルを 必ずお読みください。本機は、火災、感電、けがなど に対する安全性を確保するために、さまざまな配慮を おこなっており、また法的には「電気用品安全法」に もとづき、所定の許可を得て製造されております。 従ってサービスをおこなう際は、これらの安全性が維 持されるよう、このサービスマニュアルに記載されて いる注意事項を必ずお守りください。

- For purposes of improvement, specifications and design are subject to change without notice.
- 本機の仕様は性能改良のため、予告なく変更することがあります。
- 補修用性能部品の保有期間は、製造打切後8年です。
- Please use this service manual with referring to the operating instructions without fail.
- 修理の際は、必ず取扱説明書を参照の上、作業を行って ください。
- Some illustrations using in this service manual are slightly different from the actual set.
- ◆ 本文中に使用しているイラストは、説明の都合上現物と多少異なる場合があります。

DENON, Ltd.

16-11, YUSHIMA 3-CHOME, BUNKYOU-KU, TOKYO 113-0034 JAPAN

### SAFETY PRECAUTIONS

The following check should be performed for the continued protection of the customer and service technician.

### LEAKAGE CURRENT CHECK

Before returning the unit to the customer, make sure you make either (1) a leakage current check or (2) a line to chassis resistance check. If the leakage current exceeds 0.5 milliamps, or if the resistance from chassis to either side of the power cord is less than 460 kohms, the unit is defective.

### LASER RADIATION

Do not stare into beam or view directly with optical instruments, class 3A laser product.

### 注 意

サービス、点検時には次のことにご注意願います。

### ●注意事項をお守りください!

サービスのとき特に注意を必要とする個所について は、キャビネット、部品、シャーシなどにラベルや 捺印で、注意事項を表示しています。これらの注意 書きおよび取扱説明書などの注意事項を必ずお守り ください。

### ●感電に注意!

- (1) このセットは、交流電圧が印加されていますので、通電時に内部金属部に触れると感電することがあります。従って通電サービス時には、絶縁トランスの使用や手袋の着用、部品交換には、電源プラグを抜くなどして、感電にご注意ください。
- (2) 内部には、高電圧の部分がありますので、通電時の取扱には、十分ご注意ください。

### ●指定部品の使用!

セットの部品は難燃性や耐電圧など安全上の特性を持ったものとなっています。従って交換部品は、使用されていたものと同じ特性の部品を使用してください。特に配線図、部品表にΔ印で指定されている安全上重要な部品は必ず指定のものをご使用ください。


●部品の取付けや配線の引きまわしは、元どおりに! 安全上、テープやチューブなどの絶縁材料を使用したり、プリント基板から浮かして取付けた部品があります。また内部配線は引きまわしやクランパーによって発熱部品や高圧部品に接近しないように配慮されていますので、これらは必ず元どおりにしてください。

### ●サービス後は安全点検を!

サービスのために取り外したねじ、部品、配線などが元どおりになっているか、またサービスした個所の周辺を劣化させてしまったところがないかなどを点検し、外部金属端子部と、電源プラグの刃の間の絶縁チェックをおこなうなど、安全性が確保されていることを確認してください。

### (絶縁チェックの方法)

電源コンセントから電源プラグを抜き、アンテナや、プラグなどを外し、電源スイッチを入れます。500V絶縁抵抗計を用いて、電源プラグのそれぞれの端子と、外部露出金属部〔アンテナ端子、ヘッドホン端子、マイク端子、入力端子など〕との間で、絶縁抵抗値が1MΩ以上であること、この値以下のときは、セットの点検修理が必要です。



### 注 意

安全上重要な部品について

本機に使用している多くの電気部品、および機構部品は安全上、特別な特性を持っています。この特性はほとんどの場合、外観では判別つきにくく、また、もとの部品より高い定格(定格電力、耐圧)を持ったものを使用しても安全性が維持されるとは、限りません。安全上の特性を持った部品は、このサービスマニュアルの配線図、部品表につぎのように表示していますので、必ず指定されている部品番号のものを使用願います。

### **WIRE ARRANGEMENT**

If wire bundles are untied or moved to perform adjustment or parts replacement etc., be sure to rearrange them neatly as they were originally bundled or placed afterward. Otherwise, incorrect arrangement can be a cause of noise generation.

Wire arrangement viewed from the top

### ワイヤー整形図

調整や部品の交換等により、ワイヤー類の結束をはずした り移動させた場合には、それらの作業が完了した時点でワ イヤーの整形をおこなってください。正しく整形されてい ないとノイズ発生の原因となることがあります。

上面からみたワイヤー整形

### DISASSEMBLY

### 各部のはずしかた

(Follow the procedure below in reverse order when reassembling.)

(組み立てるときは、逆の順序で行ってください。)


### Top Cover

- (1) Remove 8 screws on the top and both sides. and 3 screws on the rear.
- (2) Widen the Top Cover a little laterally, then detach it with sliding in the arrow direction.

bracket on the both center.

1. トップカバーの外し方


- (1) 側面及び上面からネジ8本、背面からネジ3本を外します。
- (2) 左右へ少し広げ、矢印の方向へずらしながら、外します。
- ※E3 (北米) 仕様では、中央部にアース板金有。取扱い注意の事。



### 2. Front Panel & Loader Panel


- 2.1. When the Disc Tray can be ejected electrically.
- (1) Switch on , and press "OPEN/CLOSE" button to open the Disc Tray.
- (2) Detach the Loader Panel by lifting int the arrow direction.
- (3) Cloese the Disc Tray.
- (4) Disconnect the wire [CY025][CX035][CX172] connecting from the Front Panel.
- (5) Demove 4 top screws and 4 bottom screws, then detach the Front Panel to the arrow dirrection,
- 2.2. When the Disc Tray cannot be ejected electrically
- (1) Insert a ruler into the left hole of DVD Mecha and push the Plate Gear of the DVD Mecha, to open the Disc Tray.

- 2. フロントパネル、ローダーパネルの外し方
- 2. 1. ディスクトレイが電動でオープン出来る場合
- (1) 電源を入れて、「OPEN/CLOSE」ボタンを押して、ディスク トレーを開きます。
- (2) ローダーパネルを矢印方向へ持ち上げて外します。
- (3) ローダーを閉じます。
- (4) フロントパネルからのワイヤー[CY025][CX035][CX172]を 外します。
- (5) 上からネジ4本、下からネジ4本を外し、フロントパネルを矢印方向へ 外します。
- 2. 2. ディスクトレーが電動でオープン出来ない場合
- (1) メカユニット左前のスリットに、定規等を入れプレートギアを押して ローダートレイを開きます。
- (2) 2.1.(2)~(5)の作業に同じ。



### 3. Dvd Mecha Unit

- (1) Remove 4 screws on the top side,
- (2) Disconnect [CY101][CY171][CY251][CY301][CX331], from the MAIN P.W.B.
- (3) Take it off in the arrow direction.



### 4. D.POWER P.W.B. & A.POWER P.W.B.

- 4.1. D.POWER P.W.B.
- (1) Remove 4 screws on the top and 3 (or 2) screws on the side .
- (2) Disconnect [CX024][CX026][CX036][CX042][CX081], from the D.POWER P.W.B. and take off it upside.
- 4.2. A.POWER P.W.B.
- (1) Remove 4 screws on the top side.
- (2) Disconnect [CY032][CX034][CX062] from A.POWER P.W.B. and [CX031] from VIDEO P.W.B. and take off it.

### 4. D. 電源基板とA. 電源基板の外し方


3. DVDメカユニットの外し方

(2) メイン基板から、[CY101][CY171][CY251][CY301][CX331]

(1) 上面からネジ4本を外します。


のワイヤーを外します。

- 4. 1. D. 電源基板の外し方
- (1)上面からネジ4本と側面からネジ3(又は2)本を外します。
- (2) D.電源基板から、[CX024][CX026][CX036][CX042][CX081]のワイヤーを外します。
- 4. 2. A. 電源基板の外し方
- (1) 上面からネジ4本を外します。
- (2) A.電源基板から、[CY032][CX034][CX062]とビデオ基板から [CX031]のワイヤーを外し、上へ外します。



### 5. Video P.W.B. & Scart P.W.B.


- 5.1. Video P.W.B.
- (1) Remove 10 (Japan: 11) screws on the rear and 1 screw on the side and 2 screws on the top.
- 5.2. Scart P.W.B.
- (1) Remove 4 screws on the rear side,
- (2) Disconect [CX031][XX052][CY102] from Scart P.W.B. .
- 5. ビデオ基板とスカート基板の外し方
- 5. 1. ビデオ基板の外し方
- (1) 背面からネジ10 (国内のみ11) 本と側面からのネジ1本と 上面からのネジ2本を外します。
- 5. 2. スカート基板 (E2のみ) の外し方
- (1) 背面からネジ4本を外します。
- (2) スカート基板からの[CX031][CX052][CY102]を外します。



### 6. IEEE1394 Unit & Audio P.W.B.

- 6.1. IEEE1394 Unit
- (1) Remove 2 screws on the rear and 1 screw on the top.
- (2) Disconect [CY191][CY173] from the IEEE1394 Unit .
- 6.2. Audio P.W.B.
- (1) Remove 7 screws on the rear and 4 screws on the top.

- 6. IEEE1394ユニットとオーディオ基板の外し方
- 6. 1. IEEE1394ユニットの外し方
- (1) 背面からネジ2本と上面からのネジ1本を外します。
- (2) IEEE1394ユニットからの[CY191][CY173]を外します。
- 6. 2. オーディオ基板の外し方
- (1) 背面からネジ7本と側面からのネジ1 (又は2) 本、上面からのネジ 4本を外します。




### 7. Power Trans & Rear Panel

- 7.1. Power Trans
- (1) Remove 2 (Japan: 4) screws on the top.
- 7.2. Rear Panel
- (1) Remove 2 screws on the top and 3 screws on the rear.

### 7. パワートランスとリアパネルの外し方

- 7. 1. パワートランスの外し方
- (1)上面からネジ2(国内のみ4)本を外します。
- 7. 2. リアパネルの外し方
- (1) 上面からネジ2本と背面からネジ3本を外します。




### 8. Parts on Front Panel

- 8.1. Display P.W.B.
- (1) Remove 11 screws on the top.
- 8.2. Led P.W.B.
- (1) Remove 2 screws on the top.
- 8.3. Encoder P.W.B.
- (1) Remove 2 screws on the top.
- 8.4. P.SW P.W.B.
- (1) Remove 2 screws on the top.

### 8. フロントパネルの取付部品の外し方

- 8.1.ディスプレイ基板の外し方
- (1) 上面からネジ11本を外します。
- 8. 2. LED基板の外し方
- (1) 上面からネジ2本を外します。
- 8.3.エンコーダー基板の外し方
- (1) 上面からネジ3本を外します。
- 8. 4. P. SW基板の外し方
- (1)上面からネジ2本を外します。




# Iop Measurement (Judging for Traverse Unit Replacement)


As to deciding whether optical pickup is defect or not (for replacing traverse unit), follow the steps below.

# 1. Judging Step

- (1) Disc play abnormal
- Problems such as disc no read, unsteady playback, etc.
  - Laser drive current (Iop) check (N
- Check lop according to the measuring method described in step 2 below. If the checked value is 1.5 times or more than the initial lop indicated on the rear of mechanism unit, the traverse unit should be replaced.
  - Replacing traverse unit (E)
- No mechanism adjustment is required as the whole unit is replaced with Referring to "How to Replace Traverse Unit", replace the traverse unit.



# 2. Iop Measuring Method



- [CD] lop silk point

GU-3512 P.W.B. (foil side)

- (1) DVD laser drive current measurement
- Playback the title-1/chapter-1 of DVDT-S01 or commercially available DVD disc.
- Connect an oscilloscope to the test point above and measure the voltage.
- DVD laser drive current is calculated by
- Iop = Measured Voltage Value / 14 (Resistance Value)
  - (2) CD laser drive current measurement
- Playback the track-1 of TCD-784 or commercially available CD disc.

Connect an oscilloscope to the test point above and measure the voltage.

- CD laser drive current is calculated by:
- Iop = Measured Voltage Value / 12 (Resistance Value)

## ト交換判定) シ (トラバ Iop 測定

下記の手順で行ってください。 光ピックアップの故障(トラバースユニットの交換)判定は、


### 判定手順 <u>;</u>

- スムーズに再生しない等の不具合発生 (1) ディスク再生不具合 ディスクを読み込まない、
- の確認 ·ザー駆動電流(Iop) 3


メカ背面のレーザー電流初期値の1.5倍以上になっている場合は、トラバースユニット交換の目安となります。 下記、2項のIop測定方法に従い電流値を確認する。 メカ背面のレーザー電流初期値の1.5倍以上になっ、

(3)

77 メカ部の調整 ニットを交換します。 トラバースユニット単位での交換となりますので、 は不要です。 トラバースユニット交換 「トラバースユニットのはずしかた」を参照し 「トラバ



# 2. Iop の測定方法



(1) DVD レーザー駆動電流の測定

[CD] lop silk point

・DVDT-S01 または市販 DVD ディスクのタイトル1・チャプター1を再生する。 ・上記テストポイントをオシロスコープに接続し、電圧値を測定する。 ・DVD レーザー駆動電流値 = 「測定した電圧値」/「14(合成抵抗値)」

# CDレーザー駆動電流の測定 (2)

・TCD-784 または同等市販 CD ディスクのトラック 1 を再生する。 ・上記テストポイントをオシロスコープに接続し、電圧値を測定する。 ・CD D - ザー駆動電流値 = 「測定した電圧値」/ [12 (合成抵抗値)」

### DIAGNOSTICS OF OPTICAL PICKUP AND REPLACING TRAVERSE UNIT

### 1. Note for Handling the Laser Pick-up

The protection for the damage of laser diode.


If you want to change the optical device unit from any other units, you must keep the following.

- (1) It should be done at the desk already took measures the static electricity in care of removing the OPU's (Optical device unit) connector cable.
- (2) Workers should be put on the "Earth Band".
- (3) It shold be done to add the solder to the short land to prevent the broken Laser diode before removing the 24P FFC cable.
- (4) Don't touch OPU's connector parts carelessly.

### 2. Optical Pick-up Diagnostics and Replacement

When repairing, carry out failure diagnostics by following the procedure described below. If the present value of the laser drive current is 150% up to initial value, it is the point of the pickup replacement. In case of the pickup replacement, replace the Traverse Unit with no adjustment.

The initial value is indicated on the label on back side of Mecha.



### 光ピックアップ取扱注意と交換

1. 光ピックアップの取扱注意

レーザーダイオードの破壊防止。

光素子ユニットを交換するときは、以下を遵守してください。

- (1) 光素子ユニットの接続ケーブルをはずすときは、静電対策を行ったデスクの上で作業をしてください。
- (2) 作業者はリストストラップを使用してください。
- (3) レーザーダイオードの破壊防止のため、24 PFFCケーブルをはずす前にランドを半田付けショートしてください。


DVD-5900/DVD-A11

(4) 光素子ユニットのコネクタ部に触れないでください。

### 2. トラバースユニットの交換

交換時、以下の手順で故障診断をおこなってください。

● レーザー駆動電流の現在値が初期値の150%以上なら、ピックアップを交換してください。 ピックアップ交換の場合はトラバースユニットを交換し、調整は不要です。初期値はメカ後部のラベルに表示されて います。



※現在値が80mA以上なら、再度トラバースユニットを交換してください。 原因: 交換時、静電破壊された。

### **How to Replace Traverse Unit**


### 1. Preparing for Replacement

- (1) Removing Clamp Base Damper
  Remove 4 pcs of 2.6mm machine screw (a), and detach
  the Clamp Base Damper upward.
- (2) Removing Clamp Base
  Remove 6 pcs of 3mm P-tight screw (b), and detach the
  Clamp Base upward.
- (3) Ejecting Loader

  Through the left rectangular hole of the Mechanism Unit, push the slider with a ruler or driver until the Traverse portion lowers and the Loader comes out a little.
- (4) Removing Loader
  - Remove 2 pcs of 3mm P-tight screw (c) on the Loader Holder left.
  - Remove 2 pcs of 3mm P-tight screw (d) on the Loader Holder right, then pull up the Bearing Plate.
  - Fully pull out the Loader forward, and lift up to take it out.
- (5) Shorting Pickup

To protect the Pickup from static electricity, short-circuit 2 positions as shown in figure.


(6) Removing Main P.W.B. Ass'y
Remove 4 pcs of 3mm P-tight screw (e), and detach the
Main P.W.B. Ass'y downward.



### 2. Replacing Traverse Unit

- (1) Removing Wires
  - CX241: 24P-FFC for Pickup
  - CX151: 15P-FFC for Spindle
  - CX031: 3P-PH wire for PU Slide
- (2) Removing Traverse Unit
  Remove 4 pcs of special screw (f) and dampers, then
  take out the Traverse Unit upward.
- (3) Mounting Traverse Unit

  Mount the Traverse Unit following the reverse order.



### トラバースユニットの交換方法

### 1. トラバースユニット交換準備

- (1) クランプベースダンパーのはずしかた 2.6mmマシンネジ(a)4本をはずして、クランプベー スダンパーを上へはずします。
- (2) クランプベースのはずしかた 3mmPタイトネジ(b)6本をはずして、クランプベー スを上へはずします。
- (3) ローダーを開く メカユニットの左側角孔より、スライダーを定規 やドライバーでトラバース部が下がってローダー が少し開くまで押します。
- (4) ローダーのはずしかた
  - ・ローダー左のホルダー部より3mmPタイトネジ (c)2本をはずします。
  - ・ローダー右側より3mmPタイトネジ(d)2本をはずし、ベアリングプレートを上へはずします。
  - ・ローダーを前面へ引出し、止まった所で上へは ずします。
- (5) ピックアップのショート トラバースユニットのピックアップの静電保護の 為、2ヶ所ショートします。 (ショート箇所は、右図参照)
- (6) メイン基板ASSYのはずしかた 3mmPタイトネジ(e)4本をはずし、基板を下へはず します。


### 2. トラバースユニットの交換

- (1) トラバースユニットのワイヤーをはずす
  - ・CX241:ピック用24P-FFC
  - ・CX151:スピンドル用15P-FFC
  - ・CX031:PUスライド用3P-PHワイヤー
- (2) トラバースユニットをはずす 特殊ネジ(f)4本とダンパー4個をはずし、トラバースユ ニットを上にはずします。
- (3) トラバースユニットの取付 逆の手順で、トラバースユニットを取付けます。

### 3. Installing Loader

(1) Inserting Loader Set and push the Loader to the arrow direction until it stops. When installing the Loader, move the Plate Gear to right beforehand so as that the boss of the Plate Gear fits in the backside groove of the Loader. (See figure right)

(2) Fixing Loader Fix the Loader with each 2 screws (c) and (d).



### 4. Assembly (1)

- (1) Assembling Main P.W.B. Ass'y
  Fix the Main P.W.B. Ass'y with 4 pcs of 3mm P-tight screw (e).
- (2) Removing Pickup-short Solder After connecting 24P-FFC of the Pickup with P.W.B., remove solder from 2 shorted positions.
- (3) Temporary Positioning Clamp Base
  To protect your eyes from laser light, put the Clamp Base temporarily.
- (4) Positioning up Traverse Unit

  Connect the following wires of the Mechanism Unit, and operate it.
  - CX141: 14P-PH wire for power
  - CX131: 13P-FFC wire from Display P.W.B.

Turn on the power to the unit, and press "OPEN/CLOSE" button to close the Loader.

The Traverse Unit rises up. (display: 0h00m00s)
Pull out the Loader forward, and lift up to take it out.




Plate Gear

### 3. ローダーの組立

- (1) ローダーの挿入 ローダーを矢印方向へ止まるまで押しこみます。 ローダを組込時、プレートギアのボスがトレイ裏 面の溝に合う様にプレートギアを右側へ寄せてお きます。(右図参照)
- (2) ローダーの取付(c)、(d)のネジ各2本を取付ます。

### 4. 組立(1)

- (1) メイン基板ASS Yの取付 3mmPタイトネジ(e)4本で基板を取付けます。
- (2) ピックアップのショートはずし ピックアップの24PFFCを基板へ接続後、2ヶ所のショー トをはずします。
- (3) クランプベースの仮置き レーザーから目を保護する為、クランプベースを仮置き します。
- (4) トラバースユニットをアップする。 メカユニットの下記ワイヤーを接続し、メカを動作させ ます。
  - CX141:電源用の14P-PHワイヤー接続
  - ・CX131:ディスプレイ基板からの13P-FFCワイヤー接続 セットの電源を入れ、ローダー開閉ボタンで、CLOSEさ せます。トラバースユニットがアップします。


(0h00m00s:表示)


ローダーを前面へ引出し、止まった所で上へはずします。

### 5. Assembly (2)

- (1) Attaching Tape to Clamp Base Damper
  Attach acetate cloth tape to 3 projections of the Clamp
  Base Damper backside.
- (2) Assembling Clamp Base
  Set the Clamp Base Damper with positioning for clamper
  by 3 projections.








### 6. Assembly (3)

- (1) Detaching Tape from Clamp Base Damper
  Detach acetate cloth tape from 3 projections of the Clamp
  Base Damper backside.
- (2) Assembling Clamp Base Damper
  Set the Clamp Base Damper to the Clamp Base contrary
  to the direction set in step above.
  Fix the Clamp Base Damper with 4 pcs of 3mm S-tight
  screw (a).



### 5. 組立 (2)

- (1) クランプベースダンパーへのアセクロ貼付 クランプベースダンパー裏面の突起3箇所へアセテート クロステープを貼付します。
- (2) クランプベースの取付 クランプベースダンパーを挿入し、3箇所の突起でクラ ンパーの位置決めを行います。3mmPタイトネジ(b)6本 で、クランプベースを取付けます。

### 6. 組立(3)

- (1) クランプベースダンパーからアセクロはがし クランプベースダンパー裏面の突起3箇所からアセテー トクロステープをはがします。
- (2) クランプダンパーベースの取付 クランプベースダンパーを、クランプベースに先程と 反対向きに挿入します。3mmSタイトネジ(a)4本で、ク ランプベースダンパーを取付けます。

### 13

### **SERVICE MODE**

### 1. Aging Mode

- (1) preparation
- (a) Equipment used: Any one of DVD Karaoke Disc (containing more than 10 titles).
- (b) Unit setting: No spec other than the following procedure (Aging mode).

At the tray open status, press the "POWER" button to turn on the power while pressing the "PLAY" and "OPEN/CLOSE" buttons for DVD operation simulta-

### (2) procedure

(a) According the above, set to the aging mode.

(b) Set a DVD Karaoke disc to the tray and press the "PLAY" button once. ## mark on the FL blinks, and aging operation(after playback title-1 and title-10 of the disc, the tray open/close is made automatically, then playback the title-1 again) starts. This aging operation continues automatically until it is stopped or it stops caused by an error. In case of some error in DVD, the following error messages are displayed on the FL.

No	Error contents	FL display
1	Bad Disc	ERROR 02
2	Focus Error	ERROR 04
3	Read Error	ERROR 03
4	Tracking Error	ERROR 04
5	Tray Error	ERROR 05
ю	Navigation Pack Read Error	ERROR 06
7	Cmmunication Error	ERROR07

### 2. Initial Setting Mode

- (1) Preparation
  - (a) Equipment used: None
- (b) Unit setting: No spec other than the following procedure
- (2) Procedure
- (a) Initialize the DVD player when μcom, peripheral parts of μcom, or Main P.W.B. has been replaced in servicing.
- (b) Carry out the following to restore factory setting mode. At the player stop condition, press 3 buttons for DVD operation("PLAY","OPEN/CLOSE", and " ►► SKIP") until "INITIALIZE" appears and disappears in the FL. ("Initialized" appears and disappears on the TV screen.)
- (c) All user setting will be lost and its factory setting will be restored when this initialization is made. Be sure to memorize your setting for restoring again after the initialization.

### サービスモードについて

### 1.エージングモード

### (1) 準備

- (a) 使用機器: DVD カラオケディスク (10 タイトル以上 の物)。
- (b) 本体設定:下記設定以外規定無。 (エージングモード)

トレイを開けた状態で DVD ユニットの「再生ボタン」 +「開/閉ボタン」を同時に押しながら「電源ボタン」 を押してセットの電源を入れると、FL 管の ▶■■ マー クが点灯し、ヒートランモードに設定される。

### (2) 手順

- (a) 上記手順でエージングモードに設定する。
- (b) トレイに DVD カラオケディスクを入れ、「再生ボタン」を 1 回押して、FL 管の ■■ マークが点滅になると、「ディスクのタイトル 1 とタイトル 10 を再生した後、トレイを自動で開/閉し、再度タイトル 1 の再生を行う。」エージング動作になります。停止させるか、エラーにて停止するまでこの動作を自動で繰り返します。 DVD 部にエラーが発生した場合は、FL 管に下表のエラーが表示されます。

No.	エラー内容	FL 管表示
1	不良ディスク	ERROR 02
2-	フォーカスエラー	ERROR 04
3	リードエラー	ERROR 03
4	トラッキングエラー	ERROR 04
5	トレイエラー	ERROR 05
6	ナビゲーションパックエラー	ERROR 06
7 .	コマンド通信エラー	ERROR 07

### 2.初期設定モード

### (1) 準備

(a) 使用機器:無

(b) 本体設定:下記手順以外規定無。

### 2) 手順

- (a) サービスにて、マイコンやマイコン周辺部分やメイン 基板を交換した場合は、DVD プレーヤーの初期化を 行ってください。
- (b) セットの初期化を下記の手順で行い、工場出荷モード に設定する。

セットが停止状態にて、DVD操作部の「再生ボタン」+「開/閉ボタン」+「 $\blacktriangleright \blacktriangleright$  (スキップ)ボタン」の3 重押しを FL 管に "INITIALIZE" が表示され消えるまで押します。 (TV 画面には 初期化しました が表示され消えます。)

(c) 初期化を行うとお客様が設定した内容が工場出荷状態 に戻りますので、あらかじめ設定内容を控えておき初 期化後に再設定してください。

### 3. $\mu$ -Com Firm Check Mode

- (1) Preparation
  - (a) Equipment used: None
- (b) Unit setting: No spec other than the following procedure.
- (2) Procedure
- (a) Press the "POWER" button to turn on the power while pressing the "PLAY" and "OPEN/CLOSE" buttons for DVD operation simultaneously.
- (b) FL all light mode. This mode is for detecting FL defects. Press "STILL/

PAUSE on the remote control unit once to light all FL segments.

- (c) DVD μcom and main unit μcom firm check mode. This mode is for displaying the status of each μcom employed.
  - DVD μcom firm: Press the "MENU" button or "PUSH ENTER" button.
  - Each time the "MENU" button or "PUSH ENTER" button on the remote control unit is pressed, μcom firm is displayed one after another.

Ex.: [DRV 6334-1, B/E 030825, SYSTEM 0001, DSP1 6332, DSP2 6333]

	Set Serial No. (lower 5 digits)	Drive μcom	B/E μcom	SYSTEM µcom	DSP1	DSP2
1	00001-	030825	6334-1	0001	6332	6333
2						
3						
4						

### 3.マイコンファームチェックモード

### (1) 準備

(a) 使用機器:無

(b) 本体設定:下記手順以外規定無。

### (2) 手順

- (a) DVD操作部の「再生ボタン」と「開/閉ボタン」を押しながらセットの「電源ボタン」を押し電源を入れます。
- (b) F L 管全点灯モード。 F L 管の故障判別用のモードで、リモコンの「スティル/ポーズ ■ ボタン」を押すと F L 管が全点灯します。
- (c) D V D マイコン及び本体マイコンのファーム確認モード 搭載されている各マイコンのファーム状態を表示しま

・ D V D マイコンのファーム: リモコンの「メニューボタン」 または、PUSH ENTER ボタンを押します。

 リモコンのメニューボタンまたは、PUSH ENTER ボタン を押すたびにマイコンファームを次々と表示します。 表示例: [DRV6334-1、B/E 030825、SYSTEM 0001、Dsp1 6332、Dsp2 6333]

	セットの シリアル 番号(下5 桁)	ドライブマイコン	B/E マイコン	システムマイコン	Dsp1	Dsp2
1	00001~	030825	6334-1	0001	6332	6333
2			,			
3						
4						

### 4. Setting up the test mode

### (1) Setting up

 in order to set up the test mode, you press STOP button and REV button simultaneously in the heat-run mode.Fundamentaly, you can set up the test mode at the stop state after disc loading. (Heat-run mode is set up by pressing PLAY button,holding OPEN/CLOSE button. If it becomes heat run mode, PLAY indicator and PAUSE indicator will light up.)

### LOADING display

FL	FL display (The display part of 13 digits)														
1	2	3	4	5	6	7	8	9	10	11	12	13			
Τ															

### (2) Mode Select

- There are two, servo adjustment value display mode and trace mode (error rate display), in the mode.
- (a) If the REV button or the FWD button is pushed in the test mode, it will become servo adjustment value display mode.

FL	FL display (The display part of 13 digits)														
1 .	2	3	4	5	6	7	8	9	10	11	12	13			
Т	3														

(b) If the REV button or the FWD button is pushed again, it will become the trace mode (error rate display).

FL	FL display (The display part of 13 digits)													
1	2	3	4	5	6	7	8	9	10	11	12	13		
·T	7													

### (3) Mode decision

- The mode will be decided if the PLAY button is pushed in the state where the mode is chosen.
- (a) In the case of servo adjustment value display mode, a focus offset adjustment value is displayed.

FL	FL display (The display part of 13 digits)														
1	2	3	4	5	6	7	8	9	10	11	12	13			
T	3	1	n	n	n	n	n	n	n	n	n	n			

(n:adjustment value)

(b) In the case of trace mode (error rate display), trace of the circumference in one layer is chosen.

FL	FL display (The display part of 13 digits)														
1	2	3	4	5	6	7	8	9	10	11	12	13			
Т	7	1	F	F	F	F	F	F	F	F	F	F			

(F: An address and an error rate display F at the time of undecided.)

### (4) Change within the mode

- If the REV button or the FWD button is pushed in the state where the mode is decided, a change within the mode will be made.
- (a) In the case of servo adjustment value display mode (refer to table 1 servo adjustment value display mode details)

FL	displa	y (Th	e disp	lay p	art of	13 di	gits)					
1	2	3	4	5	6	7	8	9	10	11	12	13
T	X	Х	n	n	n	n	n	n	n	n	n	n

(XX:selection mode [31-62] n:adjustment value)

### 4.テストモード

### (1) テストモードへの投入

・テストモードへの投入はヒートランモード時に STOP キーと REV キーを 2 重押しすることで行う。基本的に ディスクローディング後の停止状態でテストモードに 投入する。(ヒートランモードへの投入は OPEN/CLOSE キーと PLAY キーを 2 重押しすることで行う。ヒートラ ンモードになると PLAY インジケータと PAUSE インジ ケータが点灯する。)

### LOADING 表示

FL省	きの表	示 (1	3桁0	表示	部)							
1	2	3	4	5	6	7	8	9	10	11	12	13
T												

### (2) モードの選択

- ・モードには、サーボ調整値表示モードとトレースモード (エラーレート表示)の2つがある。
- (a) テストモード投入後に REV キー又は FWD キーを押す と、サーボ調整値表示モードになる。

FL省	FL 管の表示 (13 桁の表示部)														
1	2	3	4	5	6	7	8	9	10	11	12	13			
Т	3														

(b) 再度 REV キー又は FWD キーを押すとトレースモード (エラーレート表示)になる。

FL 1	きの表	示 (1	3 桁の	表示	部)										
1	1 2 3 4 5 6 7 8 9 10 11 12 13														
Т	7														

### (3) モードの確定

- ・モードを選択してある状態で PLAY キーを押すとモード を確定する。
- (a) サーボ調整値表示モードの場合は、フォーカスオフセット調整値を表示する。

FL 1	きの表	示 (1	3 桁の	表示	部)									
1	1 2 3 4 5 6 7 8 9 10 11 12 13													
Т	3	1	n	n	n	n	n	n	n	n	n	n		

### (n: 調整値)

(b) トレースモード (エラーレート表示) の場合は、1層 内周のトレースを選択する。

FLf	管の表	表示 (1	3 桁	り表示	部)							
1	2	3	4	5	6	7	8	9	10	11	12	13
T	7	1	F	F	F	F	F	F	F	F	F	F

(F:アドレス及びエラーレートは未確定時、F を表示する。)

### (4) モード内での変更

- ・モードを確定してある状態で REV キー又は FWD キーを 押すとモード内での変更を行う。
- (a) サーボ調整値表示モードの場合(表1サーボ調整値表示モード詳細 参照)

FL省	言の表	示 (1	3 桁の	表示	部)							
1	2	3	4	5	6	7	8	9	10	11	12	13
Ŧ	Х	Χ	n	n	n	n·	n	n	n	n	n	n

(XX: 選択モード[31~62]、n:調整値)

(b) In the case of trace mode (error rate display) (refer to table 2 trace mode details)

FL	displa	y (The	e disp	lay p	art of	13 di	gits)							
1	1 2 3 4 5 6 7 8 9 10 11 12 13													
T	Υ	Υ	F	F	F	F	F	F	F	F	F	F		

(YY: select mode [71--94] ,F: address and an error rate display F at the time of undecided)

### (5) Execution of trace mode (error rate display) (refer to table 2 trace mode details)

 Trace will be performed if the PLAY button is pushed after choosing operation.

FL	displa	y (Th	e disp	lay p	art of	13 di	gits)					
1	2	3	4	5	6	7	8	9	10	11	12	13
T	Υ	Υ	m	m	m	m	m	m			I	-

(YY:select mode[71--94],m:address[PBA][HEX], l:error rate[COUNT/SEC][HEX])

(Note) Renewal of data is carried out for every CD:300 frame and DVD:85ECC block.

 The mode chosen when selection mode was changed into the trace execution and the PLAY button was pushed is performed from the beginning. When the PLAY button is pushed without changing selection mode, the mode under selection is performed from the beginning. (If the PLAY button is pushed, the address corresponding to the chosen mode will be searched again.)

### (6) Other operation

(a) If the STOP button is pushed into servo adjustment value display mode and trace mode (error rate display), it will return to the state at the time of a test mode injection.

FL	disp	lay (	The o	displa	ay pa	art of	13 c	ligits	)						
1	1 2 3 4 5 6 7 8 9 10 11 12 13														
T															

(b) Push the OPEN/CLOSE button twice and carry out servo readjustment in OPEN operation ->CLOSE operation.

(It readjusts with test mode.)

**OPEN** display

CLOŠE display

FL	disp	lay (	The	displa	ау ра	art of	13 c	ligits	)			
1	2	3	4	5	6	7	8	9	10	11	12	13
T												

(c) By pressing STOP button and REV button simultaneously in the test mode, it returns to heat-run mode.

(b) トレースモード (エラーレート表示) の場合 (表 2 ト ・ レースモード詳細 参照)

·FL 律	きの表	示 (1	3 桁の	表示	部)		,					
1	2	3	4	5	6	7	8	9	10	11	12	13
T	Υ	Υ	F	F	F	F	F	F	F	F	L	F

(YY:選択モード [71 ~ 94]、F: アドレス及びエラーレートは未確定時、F を表示する。)

- (5) トレースモード (エラーレート表示)の実行(表2トレースモード詳細参照)
  - ・動作を選択した後、PLAY キーを押すとトレースを実行する。

FL	管の表	示(1	3 桁の	表示	部)							
1	2	3	4	5	6	7	8	9	10	11	12	13
T	Y	Υ	m	m	m	m	m	m	Π		4	

(YY: 選択モード [71 ~ 94]、m: アドレス [PBA][HEX]、 I: エラーレート [COUNT/SEC][HEX]) (注) (CD:300 フレーム ,DVD:85ECC ブロック毎にデータ

)更新する。 トレース実行中に選択モードを変更し、PLAY キーを押すと選択したモードを最初から実行する。選択モードを変更せずに PLAY キーを押した場合も、選択中のモードを最初から実行する。

(PLAY キーを押したら、選択しているモードに対応したアドレスを再度サーチする。)

### (6) その他の動作

(a) サーボ調整値表示モード、トレースモード (エラーレート表示) 中に STOP キーを押すとテストモード投入時の状態に戻る。

FL	管の	表示	(13	行の	表示	部)								
1	1 2 3 4 5 6 7 8 9 10 11 12 13													
T				•										

(b) OPEN/CLOSE キーを 2 回押して、OPEN 動作→ CLOSE 動作で、サーボ再調整する。

(テストモードのまま再調整する。)

OPEN 表示

CLOSE 表示

↓

LOADING 表示

FL	管の	表示	(13 $\stackrel{?}{_{1}}$	行の	表示	部)				. (				
1	1 2 3 4 5 6 7 8 9 10 11 12 13													
Т														

(c) テストモード中に STOP キーと REV キーの 2 重押し (投入時と同じキー)で、ヒートランモードに戻る。

### (7) Test mode detailed table Table 1: servo adjustment value display mode details

### (7) テストモード詳細一覧表 表1 サーボ調整値表示モード詳細

хx	Contents	Contents suppleme nt	Contents explanation	xx	内容	内容補足	内容説明
31	RFP FE Offset	layer 0	PI of CXD1881AR An offset value and FE An offset value is displayed. Pi offset is shown in higher rank 1Byte. FE offset is shown in low rank 1Byte.	31	RFP FE Offset	レイヤロ	CXD1881AR の PIオフセット値と FE オフセット値を表示。 上位 1Byte に Pi オフセットを示す。 下位 1Byte に FE オフセットを示す。
32	RFP TE Bal Gain	layer 0	TE balance gain value of CXD1881AR is displayed.	32	RFP TE Bal Gain	レイヤロ	CXD1881ARのTE バランスゲイン値を 表示す。
33	RFP TE Output Gain	layer 0	TE output gain value of CXD1881AR is displayed.	33	RFP TE Output Gain	レイヤロ	CXD1881ARのTE 出力ゲイン値を表示 す。
34	RFP TE Offset	layer 0	TE offset value of CXD1881AR is displayed.	34	RFP TE Offset	レイヤロ	CXD1881AR の TE オフセット値を表示。
35	DSP TE Offset	layer 0	TE offset value inside CXD1885Q is displayed.	35	DSP TE Offset	レイヤロ	CXD1885Q 内部の TE オフセット値を 表示。
36	Fcs Bias	layer 0	The focus bias value inside CXD1885Q is displayed.	36	Fcs Bias	レイヤロ	CXD1885Q 内部のフォーカスバイア ス値を表示。
37	Fcs AGC.	layer 0	The inside focus gain (setting 0x2000 to 1) value of CXD1885Q is displayed.  Therefore, 0x1FF2 and in the case of 0x2012, it is as follows.  0x1FF2(8178) / 0x2000(8192) = 0.998291015625(fold)  0x2012(8210) / 0x2000(8192) = 1.002197265625(fold)  Notes: The inside of ( ) is a decimal system equivalent.	37	Fcs AGC	レイヤの	CXD1885Q 内部フォーカスゲイン (0x2000を1として)値を表示。 0x1FF2や 0x2012 の場合、以下のようになる。 0x1FF2(8178) / 0x2000(8192) = 0.998291015625(倍) 0x2012(8210) / 0x2000(8192) = 1.002197265625(倍) 注:()内は10進換算値
38	Trk AGC	layer 0	The inside tracking gain (setting 0x2000 to 1) value of CXD1885Q is displayed.  Therefore, 0x1FF2 and in the case of 0x2012, it is as follows.  0x1FF2(8178) / 0x2000(8192) = 0.998291015625(fold)  0x2012(8210) / 0x2000(8192) = 1.002197265625(fold)  Notes: The inside of ( ) is a decimal system equivalent	38	Trk AGC	レイヤの	CXD1885Q内部トラッキングゲイン(0 x2000 を 1 として)値を表示。 Ox1FF2 や 0x2012 の場合、以下のようになる。 Ox1FF2(8178) / 0x2000(8192) = 0.998291015625(倍) Ox2012(8210) / 0x2000(8192) = 1.002197265625(倍) 注:()内は10 進換算値
39	Pi Offset	layer 0	It is the parameter calculated inside CXD1885Q. The value displayed on a set serves as the number of complement of 2 of 2Bytes(es) doubled 256. A voltage value is 6.25mV per bit.	39	Pi Offset	レイヤロ	CXD1885Q 内部で計算されるパラメータ。 セットに表示される値は、256 倍された 2Bytes の 2 の補数となる。 電圧値は 1bit あたり 6.25mV。
40	FE Offset	layer 0	It is the parameter calculated inside CXD1885Q. The value displayed on a set serves as the number of complement of 2 of 2Bytes(es) doubled 256. A voltage value is 6.25mV per bit.	40	FE Offset	レイヤの	CXD1885Q 内部で計算されるパラメータ。 セットに表示される値は、256 倍された 2Bytes の 2 の補数となる。 電圧値は 1bit あたり 6.25mV。
41	SE Offset	layer 0	It is the parameter calculated inside CXD1885Q. The value displayed on a set serves as the number of complement of 2 of 2Bytes(es) doubled 256. A voltage value is 6.25mV per bit.	41	SE Offset	レイヤの	CXD1885Q 内部で計算されるパラメータ。 セットに表示される値は、256倍された 2Bytes の 2 の補数となる。 電圧値は 1bit あたり 6.25mV。
42	RFP FE Offset	layer 1	PI of CXD1881AR An offset value and FE An offset value is displayed. Pi offset is shown in higher rank 1Byte. FE offset is shown in low rank 1Byte.	42	RFP FE Offset	レイヤ1	CXD1881AR の PIオフセット値と FE オフセット値を表示。 上位 1Byte に PIオフセットを示す。 下位 1Byte に FE オフセットを示す。
43	RFP TE Bal Gain	layer 1	TE balance gain value of CXD1881AR is displayed.	43	RFP TE Bal Gain	レイヤ1	CXD1881ARのTEバランスゲイン値を表示。
44	RFP TE Output Gain	layer 1	TE output gain value of CXD1881AR is displayed.	44	RFP TE Output Gain	レイヤ1	CXD1881AR の TE 出力ゲイン値を表示。
45	RFP TE Offset	layer 1	TE offset value of CXD1881AR is displayed.	45	RFP TE Offset	レイヤ1	CXD1881AR の TE オフセット値を表示。
46	DSP TE Offset	layer 1	It is the parameter calculated inside CXD1885Q. The value displayed on a set serves as the number of complement of 2 of 2Bytes(es) doubled 256. A voltage value is 6.25mV per bit.	46	DSP TE Offset	レイヤ1	CXD1885Q 内部で計算されるパラメータ。 メータ。 セットに表示される値は、256 倍された 2Bytes の 2 の補数となる。 電圧値は 1bit あたり 6.25mV。
47	Fcs Bias	layer 1	It is the parameter calculated inside CXD1885Q. The value displayed on a set serves as the number of complement of 2 of 2Bytes(es) doubled 256. A voltage value is 6.25mV per bit.	47	Fcs Bias	レイヤ1	CXD1885Q 内部で計算されるパラメータ。 メータ。 セットに表示される値は、256 倍された 28ytes の 2 の補数となる。 電圧値は 1bit あたり 6.25mV。

						J	
48	Fcs AGC	layer 1	The inside focus gain (setting 0x2000 to 1) value of CXD1885Q is displayed. Therefore, 0x1FF2 and in the case of 0x2012, it is as follows.  0x1FF2(8178) / 0x2000(8192) = 0.998291015625(fold)  0x2012(8210) / 0x2000(8192) = 1.002197265625(fold)  Notes: The inside of ( ) is a decimal system equivalent.	48	Fcs AGC	レイヤ1	CXD1885Q 内部フォーカスゲイン (0x2000を1として)値を表示。 0x1FF2 や 0x2012 の場合、以下のようになる。 0x1FF2(8178) / 0x2000(8192) = 0.998291015625(倍) 0x2012(8210) / 0x2000(8192) = 1.002197265625(倍) 注:()内は10進換算値
49	Trk AGC	layer 1	The inside tracking gain (setting 0x2000 to 1) value of CXD1885Q is displayed.  Therefore, 0x1FF2 and in the case of 0x2012, it is as follows.  0x1FF2(8178) / 0x2000(8192) = 0.998291015625(fold)  0x2012(8210) / 0x2000(8192) = 1.002197265625(fold)  Notes: The inside of ( ) is a decimal system equivalent	49	Trk AGC	レイヤ1	CXD1885Q 内部トラッキングゲイン (0x2000 を 1 として) 値を表示。 0x1FF2 や 0x2012 の場合、以下のようになる。 0x1FF2(8178) / 0x2000(8192) = 0.998291015625(倍) 0x2012(8210) / 0x2000(8192) = 1.002197265625(倍) 注:()内は 10 進換算値
50	Pi Offset	layer 1	It is the parameter calculated inside CXD1885Q. The value displayed on a set serves as the number of complement of 2 of 2Bytes(es) doubled 256. A voltage value is 6.25mV per bit.	50	Pi Offset	レイヤ1	CXD1885Q 内部で計算されるパラメータ。 セットに表示される値は、256倍された2Bytesの2の補数となる。 電圧値は1bitあたり6.25mV。
51	FE Offset	layer 1	It is the parameter calculated inside CXD1885Q. The value displayed on a set serves as the number of complement of 2 of 2Bytes(es) doubled 256. A voltage value is 6.25mV per bit.	51	FE Offset	レイヤ1	CXD1885Q 内部で計算されるパラメータ。 セットに表示される値は、256倍された2Bytesの2の補数となる。 電圧値は1bitあたり6.25mV。
52	SE Offset	layer 1	It is the parameter calculated inside CXD1885Q. The value displayed on a set serves as the number of complement of 2 of 2Bytes(es) doubled 256. A voltage value is 6.25mV per bit.	52	SE Offset	レイヤ1	CXD1885Q 内部で計算されるパラメータ。 セットに表示される値は、256倍された2Bytesの2の補数となる。 電圧値は1bltあたり6.25mV。
53	PO error detection number	Error rate	It is invalid at the time of CD operation.	- 53	PO 誤り検出数	エラーレート	CD時は無効。
54	PO uncorrect- able error number	Error Rate	It is invalid at the time of CD operation.	54	PO訂正不可数	エラーレート	CD 時は無効。
55	PI error detec- tion number	Error Rate	CD : C1 error detection number	55	PI 誤り検出数	エラーレート	CD 時は C1 誤り検出数。
56	PI uncorrect- able error number	Error Rate	CD : C2 uncorrectable error number	56	PI訂正不可数	エラーレート	CD 時は C2 訂正不可数。
57	Mirr Count	Disc dis- criminant	They are the contents at the time of disk distinction. Please refer to "Table 3 Disc distinction information" about the contents of a value.	57	Mirr Count	ディスク 判別	ディスク判別時の内容。 値の内容は「表3ディスク判別情報」 を参照。
58	Mirr Width	Disc dis- criminant	They are the contents at the time of disk distinction. Please refer to "Table 3 Disc distinction information" about the contents of a value.	58	Mirr Width	ディスク 判別	ディスク判別時の内容。 値の内容は「表3ディスク判別情報」 参照。
59	FZC Count	Disc dis- criminant	They are the contents at the time of disk distinction. Please refer to "Table 3 Disc distinction information" about the contents of a value.	59	FZC Count	ディスク 判別	ディスク判別時の内容。 値の内容は「表3ディスク判別情報」 参照。
60	Pi Level	Disc dis- criminant	They are the contents at the time of disk distinction. Please refer to "Table 3 Disc distinction information" about the contents of a value.	60	Pî Level	ディスク 判別	ディスク判別時の内容。 値の内容は「表3ディスク判別情報」 参照。
61	Disc Type	Disc Type	They are the contents at the time of disk type. Please refer to "Table 4 Disc classification information" about the contents of a value.	61	Disc Type	ディスク 種別	ディスク種別の内容。 値の内容は「表4ディスク種別情報」 参照。
62	PO error detection number and address	Error rate	PO error detection number is invalid at the time of CD operation.	62	PO 誤り検出数 とアドレス	エラーレート	CD 時は PO 誤り検出数は無効。

### Table 2: trace mode details

### 表 2 トレースモード詳細

ΥΥ	Contents	Contents supplement	YY	内容	補足説明
1	A display of PO error detection number of the inner circumfer- ence of 1-layer and an address.	It is invalid at the time of CD operation.	71	1層内周の PO 誤り検出数とアドレスの表示	CD 時は無効。
2	A display of PO uncorrectable number of the inner circumfer- ence of 1-layer and an address.	It is invalid at the time of CD operation.	72	1層内周のPO訂正不可数とアドレスの表示	CD 時は無効。
3	A display of PI error detection number of the inner circumfer- ence of 1-layer and an address.	CD : C1 error detection number	73	1層内周のPI誤り検出数とアドレスの表示	CD 時は C1 誤り検出数。
4	A display of PI uncorrectable number of the inner circumfer- ence of 1-layer and an address.	CD : C2 uncorrectable error number	74	1層内周のPI訂正不可数とアドレスの表示	CD 時は C2 訂正不可数。
5	A display of PO error detection number of the central circumfer- ence of 1-layer and an address.	It is invalid at the time of CD operation.	75	1層中周のPO誤り検出数とアドレスの表示	CD 時は無効。
6	A display of PO uncorrectable number of the central circumference of 1-layer and an address.	It is invalid at the time of CD operation.	76	1層中周のPO訂正不可数とアドレスの表示	CD 時は無効。
7	A display of PI error detection number of the central circumfer- ence of 1-layer and an address.	CD : C1 error detection number	77	1層中周のPI誤り検出数とアドレスの表示	CD 時は C1 誤り検出数。
8	A display of PI uncorrectable number of the central circumfer- ence of 1-layer and an address.	CD : C2 uncorrectable error number	78	1層中周のPI訂正不可数とアドレスの表示	CD 時は C2 訂正不可数。
9	A display of PO error detection number of the outer circumfer- ence of 1-layer and an address.	It is invalid at the time of CD operation.	79	1層外周のPO誤り検出数とアドレスの表示	CD 時は無効。
0	A display of PO uncorrectable number of the outer circumfer- ence of 1-layer and an address.	It is invalid at the time of CD operation.	80	1層外周のPO訂正不可数とアドレスの表示	CD 時は無効。
1	A display of PI error detection number of the outer circumfer- ence of 1-layer and an address.	CD : C1 error detection number	81	1層外周のPI誤り検出数とアドレスの表示	CD 時は C1 誤り検出数。
2	A display of PI uncorrectable number of the outer circumfer- ence of 1-layer and an address.	CD : C2 uncorrectable error number	82	1層外周のPI訂正不可数とアドレスの表示	CD 時は C2 訂正不可数。
3	A display of PO error detection number of the inner circumfer- ence of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	83	2層内周のPO誤り検出数とアドレスの表示	1層ディスクの場合、無効。
4	A display of PO uncorrectable number of the inner circumfer- ence of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	84	2層内周のPO訂正不可数とアドレスの表示	1 層ディスクの場合、無効。
5	A display of PI error detection number of the inner circumfer- ence of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	85	2層内周のPI誤り検出数とアドレスの表示	1 層ディスクの場合、無効。
6	A display of PI uncorrectable number of the inner circumference of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	86	2層内周のPI訂正不可数とアドレスの表示	1 層ディスクの場合、無効。
7	A display of PO error detection number of the central circumfer- ence of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	87	2 層中周の PO 誤り検出数とアドレスの表示	1 層ディスクの場合、無効。
8	A display of PO uncorrectable number of the central circumfer- ence of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	88	2層中周のPO訂正不可数とアドレスの表示	1層ディスクの場合、無効。
9	A display of PI error detection number of the central circumfer- ence of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	89	2層中周のPI誤り検出数とアドレスの表示	1層ディスクの場合、無効。
0	A display of PI uncorrectable number of the central circumfer- ence of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	90	2層中周のPI訂正不可数とアドレスの表示	1 層ディスクの場合、無効。
1	A display of PO error detection number of the outer circumfer- ence of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	91	2層外周の PO 誤り検出数とアドレスの表示	1 層ディスクの場合、無効。
2	A display of PO uncorrectable number of the outer circumference of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	92	2層外周の PO 訂正不可数とアドレスの表示	1 層ディスクの場合、無効。
3	A display of PI error detection number of the outer circumference of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	93	2層外周のPI誤り検出数とアドレスの表示	1 層ディスクの場合、無効。
4	A display of PI uncorrectable number of the outer circumference of 2-layer and an address.	In the case of 1-layer disc, it is invalid.	94	2層外周のPI訂正不可数とアドレスの表示	1層ディスクの場合、無効。

Table 3:Disc distinction information

	Mirr Count	Mirr Width	FZC Count	PI Level
No Disc	Except 2 and 3	-	<u>.</u> .	-
CD High reflection	2	More than 0x8ED	-	More than 0x99
CD Low reflection	2	More than 0x8ED	-	Less than 0x98
DVD High reflection	2	Less than 0x8ED	1	More than 0x81
DVDLow reflection	2	Less than 0x8ED	1	Less than 0x80
DVD 2-layer	2	Less than 0x8ED	2	-
SACD Hybrid	3	-	-	-

PI level Formula : PI level (V) = Measured value  $\times$  1.6  $\div$  256 "-" : Invalid

### 表3 ディスク判別情報

	Mirr Count	Mirr Width	FZC Count	PI Level
No Disc	2と3以外	-	-	-
CD 高反射	2	0x8ED 以上	-	0x99 以上
CD 低反射	2	0x8ED 以上	-	0x98 以下
DVD 高反射	2	0x8ED 以下	1	0x81 以上
DVD 低反射	2	0x8ED以下	1	0x80 以下
DVD 2層	2	0x8ED 以下	2	-
SACD Hybrid	3	-	-	-

PI level 計算式: PI level (V) = 測定値× 1.6 ÷ 256 "-" は無効

### Table 4: Disc classification information

Disc Type	Media
0x00	No Disc
0x01	Unknown Disc
0x04	DVD Single Low reflection
0x05	DVD Dual Parallel Low reflection
0x06	DVD Dual Opposite Low reflection
0x08	CDDA Low reflection
0x0A	VCD Low reflection
0x44	DVD Single High reflection
0x48	CDDA High reflection
0x4A	VCD High reflection
0x8F	SACD Hybrid Disc

### 表4 ディスク種別情報


Disc Type	Media
0x00	No Disc
0x01	Unknown Disc
0x04	DVD Single 低反射
0x05	DVD Dual Parallel 低反射
0x06	DVD Dual Opposite 低反射
0x08	CDDA 低反射
0x0A	VCD 低反射
0x44	DVD Single 高反射
0x48	CDDA 高反射
0x4A	VCD 高反射
0x8F	SACD Hybrid Disc

### TROUBLE SHOOTING

### 1. GU-3512 MAIN PWB

### 1.1. FL TUBE doesn't light


(1) Check the Set-up process of Panel  $\mu$ -COM




### トラブルシューティング 1.GU-3512 MAIN PWB

1.1. FL 管点灯せず


(1) システム μ-COM (IC402) 立ち上がりチェック工程




### (2) Check the Set-up process of B/E $\mu$ -COM.




### (2) B/E μ-COM 立ち上げチェック工程






### 1.2. Image is not displayed. (Blue-back, DENON wallpaper)




COM to LUET - w ATT



DVD-5900/DVD-A11


23

### 1.2. 映像 (ブルーバック, DENON 壁紙) 出ない。



### 1.3. Does not Read Disc [No PLAY], [00 00] displayed etc.


(1) Disc does not Rotate.



DVD-5900/DVD-A11


24

### 1.3. ディスクが読めない ( [No PLAY] [00 00] などの表示 )




終了

### (4) SACD check process




### 1.4. No sound, Noise generated

### (1) DVD-VIDEO / AUDIO, CD




### (4) SACD チェック工程




### 1.4. 音が出ない、ノイズが出る。


### (1) DVD-VIDEO / AUDIO, CD








### (3) SACD (SOURCE DIRECT OFF)






### 2. **GU-3513 AUDIO PART**

### 2.1. No sound, Noise generated

Check digital Audio data

Check digital Audio data from Mecha unit (GU-3512)

CX301	PIN name	PCM DATA (CD,DVD • • •)	PIN name	SACD IEEE1394
2	PMCK/DSDMCK	MCK	MCK	MCK
4	PBCK/DSDBCK	BCK	BCK	IOUT0
6	PLRCK/DSDFL	LRCK	FL DATA	IOUT1
8	PDATA0/DSDFR	FL/FR	FR DATA	IOUT2
10	PDATA1/DSDC	SL/SR	C DATA	IOUT3
12	PDATA2/DSDSW	C/SW	SW DATA	IOUT4
14	PDATA3/DSDSL	MIXL/R	SL DATA	IOUT5
16	PDATA4/DSDSR	-	SR DATA	IANCO
18	DSDMIXL	-	MIX L DATA	-
20	DSDMIXR	-	MIX R DATA	-
26	PLL_MCK	MCK	MCK	MCK




**↓** O.K.


Check digital Audio data input to DAC


IC503	PIN name	PCM DATA (CD,DVD • • •)	PIN name
4	PLRCK_DSDSR	LRCK	SR DATA
5	PFLFR_DSDSL	FL/FR DATA	SL DATA
6	PDATA0/DSDFR	BCK	
7	PMCK_DSDBCK	MCK	BCK


IC504 or IC505	PIN name	PCM DATA (CD,DVD • • • )	PIN name
1	DSD FL or C	-	FL or C DATA
2	DSD FR or SW	-	FR or SW DATA
. 3	DSDBCK	-	BCK
4	PLRCK	LRCK	
5	PSLSR or CSW	FL/FR DATA	-
6	PBCK	BCK	-
7	PMCK	MCK	BCK

O.K.









### 2.GU-3513 AUDIO PART

### 2.1. オーディオ出力端子から音が出ない、ノイズが発生する。

デジタル音声データの確認

メカユニット (GU-3512) から信号が出てきているか

CX301	端子名	PCM DATA (CD,DVD など)	SACD IEEE1394 以外	SACD IEEE1394 時
2	PMCK/DSDMCK	MCK	MCK	MCK
4	PBCK/DSDBCK	BCK	BCK	IOUT0
6	PLRCK/DSDFL	LRCK	FL DATA	IOUT1
8	PDATA0/DSDFR	FL/FR	FR DATA	IOUT2
10	PDATA1/DSDC	SL/SR	C DATA	IOUT3
12	PDATA2/DSDSW	C/SW	SW DATA	IOUT4
14	PDATA3/DSDSL	MIXL/R	SL DATA	IOUT5
16	PDATA4/DSDSR		SR DATA	IANCO
18	DSDMIXL	-	MIX L DATA	· <b>-</b>
20	DSDMIXR	*	MIX R DATA	-
26	PLL_MCK	MCK	MCK	MCK





### DAC に信号は入っているか

IC503	端子名	PCM DATA (CD,DVD など)	SACD IEEE1394 以外
4	PLRCK_DSDSR	LRCK	SR DATA
5	PFLFR_DSDSL	FL/FR DATA	SL DATA
6	PDATA0/DSDFR	BCK	
7	PMCK_DSDBCK	MCK	BCK

IC504 or IC505	端子名	PCM DATA (CD,DVD など)	SACD IEEE1394 以外		
. 1	DSD FL or C	-	FL or C DATA		
2	DSD FR or SW		FR or SW DATA		
- 3	DSDBCK	· <b>-</b>	BCK		
4	PLRCK	LRCK	-		
5	PSLSR or CSW	FL/FR DATA	-		
6	PBCK	BCK	**		
7	PMCK	MCK	BCK		

O.K.





メカユニットの確認

N.G.

N.G. → IC404、DSP ユニット (1U-3426) の確認

N.G. | IC513-IC516,IC519,IC520 ① pin

N.G. RL501,RL502 DSDSEL(PCM:L/SACD:H)

N.G. AMUTE,EMUTE,ZEROL(IC503-①), ZEROR(IC503-②)


N.G. JK501,JK502

### 3. GU-3514 VIDEO P.W.B.

(1) Progressive output does not outputed.

Check Digital input signal for Video.

• [IC-601]: PC(0-9), CLKO, RST-V



Check soldering.

[R629], [R635]


• [IC601], [RA606], [RA607],

DVD-5900/DVD-A11

28

### 3.GU-3514 VIDEO P.W.B.

(1) プログレッシブ出力が出ない。



### **ELECTRICAL ADJUSTMENT FOR VIDEO**

### 1. SETTING

- (1) Connect the monitor TV to the video output terminal.
- (2) Connect the oscilloscope to the Y-signal and C-signal of S-VIDEO output terminal and each terminate at 75 Ohms.
- (3) Connect the oscilloscope to the Y-signal, PB-signal and PR-signal of Component video output BNC terminal and each terminate at 75 Ohms.
  - **X** Use the 75 Ohms resistance must be 1%
- (4) DVD test disc : DVDT-S01

### 2. BEFORE ADJUSTMENT

### 2.1. Setting the Oscilloscope as below.

(1) PB/PR

(a) TIME/DIV :  $20 \mu$ S (b) VOLT/DIV : 100 mV

(Use the probe : x10)

(2) Y/C

(a) TIME/DIV : 20 μS(b) VOLT/DIV : 50mV(Use the probe : x10)

Power on. Power Supply

USA & Canada : 120V Europe : 230V Japan : 100V

### 2.2. Preparation

- (1) power on.
- (2) Push [OPEN/CLOSE] button, then open the Disc Tray.
- (3) Set DVD test disc (DVDT-S01) on the Disc Tray, and then push [CLOSE] button.
- (4) FL display appear "STOP", push [PLAY] button to playback DVD.
- (5) Push the [DISPLAY] button of remote control unit and then appear the ON-Screen Display (GUI) on the monitor TV.
- (6) Push the [+10] and [2] button, select title 12 of DVD.
- (7) Push the [ENTER] button, playback title 12. (color bar 75%)

### ビデオ回路の調整

### 1. セッティング手順

- (1) セットの VIDEO OUT 端子にテレビモニターを接続する。
- (2) セットの S2 VIDEO OUT 端子から Y 信号と C 信号をそれ ぞれオシロスコープ(終端抵抗:75 $\Omega$ )に接続する。
- (3) セットの COMPONENT VIDEO OUT の BNC 端子(Y/PB/PR)をそれぞれオシロスコープ(終端抵抗:75 $\Omega$ ) に接続する。
  - ※ 75Ω 抵抗は 1%品を使用する事。
- (4) DVD テストディスク: DVDT-S01 を用意する。

### 2. 調整のまえに

- 2.1. オシロスコープを下記に設定する。
  - (1) PB/PR
  - (a) TIME/DIV : 20 μ S(b) VOLT/DIV : 100mV(プローブ x10 使用)
  - (2) Y/C

(a) TIME/DIV : 20 µ S (b) VOLT/DIV : 50mV (プローブ x10 使用) 電源電圧 : 100V

### 2.2. 準備手順

- (1) セットの AC コードをコンセントへ挿入し、セットの電源を ON する。
- (2) セットの「OPEN/CLOSE」ボタンを押しトレイを開き、 トレイ上に DVD テストディスク(DVDT-S1)をセット 後、「CLOSE」ボタンを押す。
- (3) セット表示管上に "STOP" が表示されてから、PLAY ボ タンを押し、ディスクを再生する。
- (4) リモコンの DISPLAY ボタンを押しグラフィカル・ユー ザー・インターフェイス (GUI) 画面を出す。
- (5) 番号ボタンの [+10][2] ボタンを押し、Title 12 を選択す る。
- (6) 「ENTER」ボタンを押し、Title 12 を再生する(75%カ ラーバー信号)。

セットの S2 VIDEO OUT の信号レベルをオシロスコープ

: 1000 ± 20mV

: VR702

### 2.3. Procedure

- Adjust the signal of S-VIDEO out by the wave of oscilloscope.
- (a) Target, Y-signal


Point

VR702

Adjustment Value

1000 ± 20mV

Waveform



Y-signal of S-VIDEO out

(b) Target, C-signal


Point

VR703

Adjustment Value

 $286 \pm 5 \text{mV}$ 

Waveform



C-signal of S-VIDEO out

(b) C 信号レベル

調整個所 調整値 : VR703

COMPONENT OUT の信号レベルをオシロスコープ上の

: VR704

 $: 1000 \pm 20 \text{mV}$ 

: 286 ± 5mV

波形

2.3. 手順


上の波高値で調整する。

(a) Y 信号レベル

調整個所

調整値

波形



S2 VIDEO OUT の Y 信号レベル

S2 VIDEO OUT の C 信号レベル

- (2) Adjust the signal of COMPONENT OUT by the wave of oscilloscope.
- (a) Target, Y-signal


Point

VR704

Adjustment Value

1000 ± 20mV

Waveform



V cianal

(b) Target, PB-signal


Point

VR705

Adjustment Value

\*525 ± 10mV

Waveform



波高値で調整する。

(a) Y 信号レベル 調整個所

調整值

波形

(b) PB 信号レベル 調整個所 調整値

: VR705

: 525 ± 10mV

プログレッシブ

波形



PB 信号レベル

DVD-5900/DVD-A11

31

(c) Target, PR-signal


Point

VR706

Adjustment Value

\*525 ± 10mV

Waveform




\* : 486  $\pm$  10mV for U.S.A. & Canada model

(c) PR 信号レベル

ディスター 調整個所 調整値 波形


: VR706 : 525 ± 10mV



PR- 信号レベル



32



### SEMICONDUCTORS / 半導体一覧表

Only major IC's are shown, general IC's etc. are omitted to list. 主な半導体を記載しています。汎用の半導体等は記載を省略しています。

lC's

Note: Abbreviation ahead of IC No. indicates the name of P.W.B., etc.

注): IC No. の前の記号は、基板の名称を表します。

DS: DSP P.W.B.

PO: Power P.W.B.

MA: Main P.W.B.


IE: IEEE1394 P.W.B.

AD: Audio/Display P.W.B. SC: Scart P.W.B.(for Europe model)


VI: Video P.W.B.

### CXD1885Q(MA:IC507)

**Top View** 



### **Block Diagram**



### **Functions**

(A/D : Analog/Digital, PU : Pull-up, PD : Pull-down, SMT=Schumitt )


No.	Terminal Name	1/0	A/D	Classification	Function	PU	PD	SMT
1	DVpp33	Р		VDD & GND	Digital 3.3V Power for I/O.			
2	ALCR	1	D	MCU I/F	Chip select input. (L: Reset)	*		*
3	MSEL0	1	D	MCU I/F	MCU I/F mode select 0.			*
4	MSEL1	1	D	MCU I/F	MCU I/F mode select 1.			*
5	MA0	1/0	D	MCU I/F	MCU Adress input 0 / data I/O 0 <lsb>.</lsb>			*
6	MA1	1/0	D	MCU I/F	MCU Adress input 1 / data I/O 1.	·		*
7	MA2	1/0	D	MCU I/F	MCU Adress input 2 / data I/O 2.			*
- 8	MA3	1/0	D	MCU I/F	MCU Adress input 3 / data I/O 3.			*
9	MA4	1/0	D	MCU I/F	MCU Adress input 4 / data I/O 4.			*
10	MA5	1/0	D.	MCU I/F	MCU Adress input 5 / data I/O 5.			*
11	MA6	1/0	D	MCU I/F	MCU Adress input 6 / data I/O 6.			*
12	MA7	1/0	D	MCU I/F	MCU Adress input 7 / data I/O 7.			*
13	MA8	1	D	MCU I/F	MCU Adress input 8 <msb>.</msb>			*
14	TESTSEL	1	D	MCU I/F	TEST Select input.			*
15	MD0	1/0	D	MCU I/F	MCU data I/O 0 <lsb>.</lsb>			*
16	MD1	1/0	D	MCU I/F	MCU data I/O 1.			*.
17	MD2	1/0	D	MCU I/F	MCU data I/O 2.			*.
· 18	MD3	1/0	D	MCU I/F	MCU data I/O 3.			*
19	MD4	I/O	D	MCU I/F	MCU data I/O 4.			*
20	MD5	1/0	D	MCU I/F	MCU data I/O 5.			*
21	DVss	Р		VDD & GND	Digital Ground.			
22	MD6	I/O	D	MCU I/F	MCU data I/O 6.			*
23	MD7	I/O	D	MCU I/F	MCU data I/O 7 <msb>.</msb>			*
24	MALE	ı	D	MCU I/F	MCU Adress latch signal input.			*
25	MCS	ı	D	MCU I/F	MCU Chip Select signal input.			. *
26	MWR	1	D	MCU I/F	MCU Write strobe signal.			w
27	DVDD33	Р		VDD & GND	digital 3.3V Power. (for I/O )			
28.	MRD	I	D	MCU I/F	MCU Read Strobe signal.			. *
29	MRDY	0	Đ	MCU I/F	MCU Ready signal. (L: Wait)			
30	MINT	0	D	MCU I/F	MCU Interrupt signal. (L: Interrupt request)			


No.	Terminal Name	I/O	A/D	Classification	Function	PU	PD	SMT
31	SYSCK	0	D	Clock	Clock Monitor output.			
32	DVpp18	Р		VDD & GND	Digital 1.8V Power. (Internal logic system power)			
33	XI	1	D	Clock	Crystal oscillation input.	T		
34	XO	0	D	Clock	Crystal oscillation output.			
35	DVss	Р		VDD & GND	Digital Ground.	1		
36	VDT7	0	D	VSTEM AV	MPEG data output 7.		<u> </u>	
37	VTD6	0	D	VSTEM A/V	MPEG data output 6.			
38	DVss	P		VDD & GND	Digital Ground.	·		
39	VDT5	0	D	VSTEM A/V	MPEG data output 5.	<del>                                     </del>		
40	VDT4	0	D	VSTEM A/V	MPEG data output 4.			
41	VDT3	0	D	VSTEM A/V	MPEG data output 3.			
42	VDT2	0	D	VSTEM A/V	MPEG data output 2.	1		
43	VDT1	0	D	VSTEM A/V	MPEG data output 1.			
44	VDT0	0	D	VSTEM A/V	MPEG data output 0.			
45	HDRQ	Ť	D	VSTEM A/V	MPEG data Request input.	*	-	<u> </u>
46	XHAC	-	D	VSTEM A/V	Data Valid output.		<del> </del>	
47	VEFG	0	D	VSTEM A/V	ECC Error-sector Flag output. (L: error sector)	1	-	
	XSHD	0	D	VSTEM A/V	DVD Sector Head Flag output.	+	<del> </del>	l
48	DCK	0	D	VSTEM AV	Data Strobe output.	+		
49	DRVIRQ	0	D	VSTEM Command	Interrupt Request output for Host. (L: interruption is demanded)	+	<del> </del>	
50			-	VSTEM Command	Drive H/W Reset input. (L: reset)	*	-	*
51	DRVRST	P	D	VDD & GND	Digital 1.8V power for Internal logic system.	+		
52	DVpp18					+	-	-
53	DVpp33	Р	_	VDD & GND	Digital 3.3V Power for I/O.	+		
54	DRVTX	0	D	VSTEM Command	Transmitting serial data output to Host.	+	-	
55	DRVRX	1	D	VSTEM Command	Reception serial data input from Host.	+		*
56	DRVCLK		D	VSTEM Command	Clock input from Host.	-		
57	DRVRDY	0	D	VSTEM Command	Drive Ready signal output. (L: ready)	+		
58	C2PO	0	D	Audio I/F	CD-DSP C2 Pointer output.	-	-	
59	DADT	0	D	Audio I/F	Audio serial data output.	-		
60	DOTX	0	D	Audio I/F	Digital audio output.			
61	LRCK	0	D	Audio I/F	L/R Clock output.	-	ļ	
62	BCK	0	D	Audio I/F	Audio Bit Clock output.	ļ	-	
63	EXVCO	<u> </u>	D	TEST/Monitor	External Channel clock input.			
64	EXPLDT		D	TEST/Monitor	External RF data input. (Logic level)		ļ	
65	CSL	0	D	ASP I/F	SIO for RF signal processing LSI control. Latch signal output.		<u> </u>	
66	SI	1	D	ASP I/F	SIO for RF signal processing LSI control. Serial data input.		Ļ	
67	so	0	D	ASP I/F	SIO for RF signal processing LSI control. Serial data output.	14	ļ	ļ
68	SCLKH	0	D	ASP I/F	SIO for RF signal processing LSI control. Serial clock output.			
69	RFOKGH	1	D	ASP I/F	RF O.K. Signal input.		ļ	*
70	HFD	1	D	ASP I/F	RF lack Signal input.			*
71	MIRRORH	i i	D	ASP I/F	Mirror detected signal input.(H: Mirror detected)			*
72	DTC	I	D	ASP I/F	Track cross signal input. (Logic level input)			*
73	AVss	Р		VDD & GND	Analog Ground.			
74	ATC	ı	A	Data PLL	Track Cross signal input. (Analog level input)		1	
75	HF	1	Α	Data PLL	RF signal input.			<u> </u>
76	TLC0	0	A	Data PLL	Asymmetry Charge-pump output 0.			
77	TLC1	0	Α	Data PLL	Asymmetry Charge-pump output 1		$\perp$	
78	IREF	1	Α	Data PLL	Reference current setting terminal for Asymmetry Circuit.			
79	AVDD33	P	Ι	VDD & GND	Analog 3.3V Power.			
80	JMREF	1	Α	Data PLL	Reference current setting terminal for Jitter Monitor			
81	JMOUT	0	Α	Data PLL	Jitter Monitor output.			
82	CHG	T	Α	Data PLL	Reference current setting terminal for data PLL.			
83	VFBC .	1	Α	Data PLL	VCO offset frequency setting terminal for data PLL.			
84	AVDD18	Р		VDD & GND	Analog 1.8V Power.			
85	VCOI	T	A	Data PLL	VCO Control voltage input terminal for data PLL.		1	
86	LPF1	0	Α	Data PLL	VCO Loop-filter connection terminal 1 for data PLL.		1	
87	LPF2	0	Α	Data PLL	VCO Loop-filter connection terminal 2 for data PLL			ļ
88	RC	Ť	A	Data PLL	VCO gain setting terminal for data PLL.	$T^-$	t	
89	AVss	P	1	VDD & GND	Analog Ground.	1 -		1
		P	+-	VDD & GND	Analog Ground.		182	
90	AVss							

No.	Terminal Name	1/0	A/D	Classification	Function	PU	PD	SMT
92	AD1	1//		ADC		10	110	SIVIT
93	AD2		A	ADC	AD2 Input	-		L
94	AVpp33	P	_ A	VDD & GND	AD2 Input. Analog 3.3V Power.	ļ	-	
95	AD3	-	Α	ADC	AD3 Input.	1		
96	AD4	<u> </u>	A	ADC	AD4 Input.	+		
97	AD5	l-i-	A	ADC	AD5 Input.	+		
98	AD6	<u> </u>	A	ADC	AD6 Input.	<del> </del>		
99	AD7	H	A	ADC	AD7 Input.	+	-	
100	AD8	H	A	ADC	AD8 Input.	<del> </del>		
101	AD9	i i	A	ADC	AD9 Input.			
102	VREFH	1/0	A	ADC	Max Reference Voltage input for ADC.		-	
					(Internal Reference Voltage mode, it will be an output state)			
103	VREFL	1/0	Α	ADC	Min Reference Voltage input for ADC. (Internal Reference Voltage mode, it will be an output state)		***************************************	
104	AVDD18	Р		VDD & GND	Analog 1.8V Power.			
105	AVDD33	Р		VDD & GND	Analog 3.3V Power.	† · · · ·		
106	DA0 (TSCON)	0	Α	DAC	DA0 output. (Track Servo output)	1		
107	DA1 (SLED)	0	Α	DAC	DA1 output. (Sled Servo output)			
108	DA2 (FSCON)	0	Α	DAC	DA2 output. (Forcus Servo output)			
109	DA3 (SLED2_ TILT)	0	Α	DAC	DA3 output. (Sled Servo / Tilt Servo output)			
110	AVss	Р		VDD & GND	Analog Ground	+	-	
111	FG	<u> </u>	D	SPM	FG signal input.			*
112	SPWM1	0	D	SPM	Spindle motor PWM output 1.		<u> </u>	
113	SPWM2	0	D	SPM	Spindle motor PWM output 2.	+	<u> </u>	
114	GPWM0	0	D	General PWM	Multi-purpose PWM output 0.	<del>                                     </del>	-	
115	GPWM1	0	D	General PWM	Multi-purpose PWM output 1.		<u> </u>	
116	GPWM2	0	D	General PWM	Multi-purpose PWM output 2.	+		
117	GPWM3	0	D	General PWM	Multi-purpose PWM output 3.	+		
118	GPWM4	0	D	General PWM	Multi-purpose PWM output 4.			
119	GPWM5	0	D	General PWM	Multi-purpose PWM output 5.	1		
120	XLCAS	0	D	DRAM I/F	DRAM LCAS output. (Low-Byte row address strobe output)	T		
121	XUCAS	0	D	DRAM I/F	DRAM UCAS output. (Upper-Byte row address strobe output)			
122	XMOE	0	D	DRAM I/F	DRAM output enable.			
123	RA11	0	D	DRAM I/F	DRAM address output terminal 11.			
124	RA10	0	D	DRAM I/F	DRAM address output terminal 10.			
125	DVss	Р		VDD & GND	Digital Ground.			
126	RA9	0	D	DRAM I/F	DRAM address output terminal 9.			
127	RA8	0	D	DRAM I/F	DRAM address output terminal 8.			
128	RA7	0	D	DRAM I/F	DRAM address output terminal 7.		-	
129	RA6	0	D	DRAM I/F	DRAM address output terminal 6.			
130	RA5	0	D	DRAM I/F	DRAM address output terminal 5.			
131	DVpp33	P		VDD & GND	Digital 3.3V Power. (for I/O)			
132	RA4	0	D	DRAM I/F	DRAM address output terminal 4.			
133	RA3	0	D	DRAM I/F	DRAM address output terminal 3.			
134	RA2	0	D	DRAM I/F	DRAM address output terminal 2.	1		
135	RA1	0	D	DRAM I/F	DRAM address output terminal 1.			
136	DVpp18	Р		VDD & GND	Digital 1.8V Power. (for Internal Logic power)	<u> </u>	ļ	
137	RA0	0	D	DRAM I/F	DRAM address output terminal 0.			
138	XRAS	0	D	DRAM I/F	DRAM RAS output. (Column address strobe output)	ļ		
139	XMWR	0	D	DRAM I/F	DRAM Write enable.	ļ		ļ <u>.</u>
140	RD7	1/0	D	DRAM I/F	DRAM data input/output terminal 7.	*		
141	RD6	1/0	D	DRAM I/F	DRAM data input/output terminal 6.	*		
142	DVss	P		VDD & GND	Digital Ground.	*		<u> </u>
143	RD5	1/0	D	DRAM I/F	DRAM data input/output terminal 5.	*		
144	RD4	1/0	D	DRAM I/F	DRAM data input/output terminal 4.	*		
145	RD3	1/0	D	DRAM I/F	DRAM data input/output terminal 3.	*		
146	RD2	1/0	D	DRAM I/F	DRAM data input/output terminal 2.	*		
147	RD1	1/0	D	DRAM I/F	DRAM data input/output terminal 1.	*		
148	RD0	1/0	D	DRAM I/F	DRAM data input/output terminal 0.	*		
149	RD15	1/0	D	DRAW I/F	DRAM data input/output terminal 15.	1 "		i

No.	Terminal Name	1/0	A/D	Classification	Function	PU	PD	SMT
150	RD14	1/0	D	DRAM I/F	DRAM data input/output terminal 14.	*		
151	RD13	1/0	D	DRAM I/F	DRAM data input/output terminal 13.	*		
152	RD12	1/0	D	DRAM I/F	DRAM data input/output terminal 12.	*		
153	RD11	1/0	D	DRAM I/F	DRAM data input/output terminal 11.	*		
154	RD10	1/0	D	DRAM I/F	DRAM data input/output terminal 10.	*		
155	RD9	1/0	D	DRAM I/F	DRAM data input/output terminal 9.	*		
156	DVpp18	P		VDD & GND	Digital 1.8V Power. (for internal Logic system)			
157	DVDD33	Р		VDD & GND	Digital 3.3V power for I/O.		_	-
158	RD8	1/0	D	DRAM I/F	DRAM data input/output terminal 8.	*		
	TEST0	0	D	TEST/Monitor	TEST I/O 0.	-		<del> </del>
159					TEST VO 1.	$\vdash$	$\vdash$	
160	TEST1	0	D	TEST/Monitor		┼		
161	TEST2	0	D	TEST/Monitor	TEST VO 2.	-	-	
162	TEST3	0	. D	TEST/Monitor	TEST I/O 3.	-		-
163	TEST4	0	D	TEST/Monitor	TEST I/O 4.	-		
164	TEST5	0	D	TEST/Monitor	TEST I/O 5.	-		
165	TEST6	0	D	TEST/Monitor	TEST I/O 6.	-		
166	TEST7	0	D	TEST/Monitor	TEST I/O 7.			
167	TEST8	0	D	TEST/Monitor	TEST I/O 8.			
168	TEST9	0	D	TEST/Monitor	TEST I/O 9.			
169	TEST10	0	D	TEST/Monitor	TEST I/O 10.			
170	TEST11	0	D	TEST/Monitor	TEST I/O 11.			
171	TEST12	0	D	TEST/Monitor	TEST I/O 12.			
172	TEST13	0	D	TEST/Monitor	TEST I/O 13.			
173	TEST14	0	D	TEST/Monitor	TEST I/O 14.			
174	TEST15	0	D	TEST/Monitor	TEST I/O 15.			
175	MODSEL0	Ť	D	TEST/Monitor	TEST mode select 0. (GND, under normal conditions)			
176	MODSEL1	i	D	TEST/Monitor	TEST mode select 1. (GND, under normal conditions)			
177	DVss	P		Vpp & GND	Digital Ground.		<u> </u>	
178	MODSEL2	1	D	TEST/Monitor	TEST mode select 2. (GND, under normal conditions)			-
179	GIO0	1/0	D	Multi-purpose	Multi-purpose port 0.	-	*	*
			-		Multi-purpose port 0.  Multi-purpose port 1.		*	*
180	GIO1	1/0	D	Multi-purpose		-	*.	*
181	GIO2	1/0	D	Multi-purpose	Multi-purpose port 2.	-	*	*
182	GIO3	1/0	D	Multi-purpose	Multi-purpose port 3.			
183	DVpp33	Р		VDD & GND	Digital 3.3V Power for I/O.	-	*	*
184	GIO4	1/0	D	General Port	Multi-purpose port 4.	-	*	*
185	GIO5	1/0	D	General Port	Multi-purpose port 5.	-		
186	GIO6	1/0	D	General Port	Multi-purpose port 6.		*	*
187	GIO7	1/0	D	General Port	Multi-purpose port 7.	<u> </u>	*	*
188	DVDD18	P		VDD & GND	Digital 1.8V Power for I/O. (for internal Logic system)		<u> </u>	
189	GIO8	1/0	D	General Port	Multi-purpose port 8.	ļ	. *	*
190	GIO9	1/0	D	General Port	Multi-purpose port 9.	*	*	*
191	GIO10	1/0	D	General Port	Multi-purpose port 10.		*	*
192	GIO11	1/0	D	General Port	Multi-purpose port 11.		*	*
193	GIO12	1/0	D	General Port	Multi-purpose port 12.	*	*	*
194	DVss	P		VDD & GND	Digital Ground.	1.		
195		1/0	D	Multi-purpose	Multi-purpose port 13.	*	*	*
196		1/0	D	General Port	Multi-purpose port 14.	*	*	*
197	GIO15	1/0	D	General Port	Multi-purpose port 15.	*	*	*
198	GIO16	1/0	D	General Port	Multi-purpose port 16.		*	*
199	GIO17	1/0	D	General Port	Multi-purpose port 17.	+	*	*
200	GIO17 GIO18	1/0	D	General Port	Multi-purpose port 18.	-	*	*
		1/0	D	General Port	Multi-purpose port 19.	-	*	*
201	GIO19						*	*
202	TRST		D	JTAG I/F	JTAG Reset input.	*		*
203	TMS		D	JTAG I/F	JTAG Mode Select input.	*	-	*
204	TDI	1	D	JTAG I/F	JTAG Data Input.	*	<b>├</b>	<u> </u>
205	TCK	1	D	JTAG I/F	JTAG Clock input.		<u> </u>	ļ
206	TDO	0	D	JTAG I/F	JTAG Data output.	1	<u> </u>	ļ
207	VMCHG	1	D	MCU I/F	VSTEM / external MCU access selection terminal of system set- ting register for DSP. (L: VSTEM, H: external MCU)			
		1		1 '	, , , , , , , , , , , , , , , , , , , ,			

ADSST-MEL100-DVD(DS:IC801,901)
Note: When this IC is defective, replace P.W.B. Unit Ass'y






Pin Name	Pin No.										
NC	A01	SFS0	B05	SFS3	C09	DATA[26]	J12	DATA[21]	K14	NC	R01
BMSTR	A02	SCLK1	B06	L0DAT[6]	C10	DATA[24]	J13	DATA[23]	K15	ADDR[11]	R02
BMS_B	A03	SD2B	B07	L1DAT[7]	C11	DATA[25]	J14	ADDR[13]	P01	ADDR[7]	R03
SPIDS	A04	SD3A	B08	L1DAT[3]	C12	DATA[27]	J15	ADDR[9]	P02	ADDR[3]	R04
EBOOT	A05	L0DAT[7]	B09	L1DAT[1]	C13	ADDR[14]	N01	ADDR[8]	P03	MS3_B	R05
LBOOT ·	A06	L0CLK	B10	DATA[45]	C14	ADDR[15]	N02	ADDR[4]	P04	PA_B	R06
SCLK2	A07	L0DAT[1]	B11	DATA[47]	C15	ADDR[10]	N03	MS2_B	P05	BR3_B	R07
SD3B	A08	L1DAT[4]	B12	FLAG1	G01	ADDR[5]	N04	SBTS_B	P06	RDL_B	R08
L0DAT[4]	A09	L1ACK	B13	FLAG2	G02	ADDR[1]	N05	BR4_B	P07	CLKOUT	R09
L0ACK	A10	L1DAT[0]	B14	FLAG4	G03	MS0_B	N06	BR1_B	P08	HBR_B	R10
L0DAT[2]	A11	NC	B15	FLAG3	G04	BR5_B	N07	SDCLK1	P09	HBG_B	R11
L1DAT[6]	A12	FLAG5	F01	VDDEXT	G05	BR2_B	N08	SDCLK0	P10	CLKDBL	R12
L1CLK	A13	FLAG7	F02	GND	G06	BRST	N09	REDY	P11	XTAL	R13
L1DAT[2]	A14	FLAG9	F03	GND	G07	SDCKE	N10	CLKIN	P12	SDWE_B	R14
NC	A15	FLAG6	F04	GND	G08	CS_B	N11	DQM	P13	NC	R15
FLAG10	E01	VDDINT	F05	GND	G09	CLK_CFG1	N12	AVSS	P14	DATA[31]	H15
RESET_B	E02	GND	F06	GND	G10	CLK_CFG0	N13	DMAR2_B	P15	ADDR[16]	M01
FLAG8	E03	GND	F07	VDDEXT	G11	ÁVDD	N14	DATA[32]	G15	ADDR[12]	M02
SD0A	E04	GND	F08	DATA[34]	G12	DMARI1_B	N15	ADDR[19]	L01	ADDR[18]	M03
VDDEXT	E05	GND	F09	DATA[35]	G13	DATA[36]	F15	ADDR[17]	L02	ADDR[6]	M04
VDDINT	E06	GND	F10	DATA[33]	G14	TIMEXP	K01	ADDR[21]	L03	ADDR[0]	M05
VDDEXT	E07	VDDINT	F11	DATA[41]	E15	ADDR[22]	K02	ADDR[2]	L04	MS1_B	M06
VDDINT	E08	DATA[37]	F12	IRQ2_B	J01	ADDR[20]	K03	VDDEXT	L05	BR6_B	M07
VDDEXT	E09	DATA[40]	F13	ID1	J02	ADDR[23]	K04	VDDINT	L06	VDDEXT	M08
VDDINT	E10	DATA[38]	F14	ID2	J03	VDDINT	K05	VDDEXT.	L07	WRL_B	M09
VDDEXT_	E11	TMS	C01	ID0	J04	GND	K06	VDDINT	L08	SDA10	M10
L0DAT[0]	E12	EMU_B	C02	VDDEXT	J05	GND	K07	VDDEXT	L09	RAS_B	M11
DATA[39]	E13	GND	C03	GND	J06	GND	K08	VDDINT	L10	ACK	M12
DATA[43]	E14	SPICLK	C04	GND	J07	GND	K09	VDDEXT	L11	DATA[17]	M13
TRST_B	B01	SD08	C05	GND	J08	GND	K10	CAS_B	L12	DMAG2_B	M14
TD1	B02	SD1A	C06	GND	J09	VDDINT	K11	DATA[20]	L13	DMAG1_B	M15
RPBA	B03	SD2A	C07	GND	J10	DATA[22]	K12	DATA[16]	L14		
MOSI	B04	SFS2	C08	VDDEXT	J11	DATA[19]	K13	DATA[18]	L15		

ES6138F (MA: IC108)

#### **PINOUT DIAGRAM**



#### **ES6138F Pin Description**

Name	Pin Numbers	1/0	Definition						
VEE	1,18, 27, 59, 68, 75, 92, 99, 104, 130, 148, 157, 159, 164, 183, 193, 201	Р	I/O power supply.						
LA[21:0]	2:7, 10:16, 19:23, 204:207	0	RISC port address	RISC port address bus.					
VSS	8, 17, 26, 34, 43, 60, 67, 76, 84, 91, 98, 103, 120, 129, 138, 147, 156, 163, 171, 177, 184, 192, 200, 208	G	Ground.	Ground.					
vcc	9, 35, 44, 83, 121, 139, 172	Р	Core power supply	/-					
RESET#	24	ı	Reset input (active	e-low).					
TDMDX		0	TDM transmit data	output.					
RSEL		ı	LCS3 ROM Boot resistor; read only			ped to VCC or groun	d via 4.7-kΩ		
	25		RSEL	Selecti	on				
			0	16-bit RO	M				
			1	8-bit ROM					
TDMDR	28	ı	TDM receive data	input.					
TDMCLK	29	1	TDM clock input.						
TDMFS	30	1	TDM frame sync ir	nput.					
TDMTSC#	31	0	TDM output enable	e (active-low	).				
TWS		0	Audio transmit fran	me sync outp	out.				
SEL_PLL2		1	System and DSCk RESET#. The mat	Coutput clock	frequency se s the available	lection is made at the ri clock frequencies and or ground via 4.7-kΩ re	their		
			SEL_PLL2	SEL_PLL1	SEL_PLL0	PLL Settings	]		
	-		0	0	0	DCLK×4.5	]		
	32		0	0	1	DCLK × 5.0	]		
			0	1	0	Bypass	]		
			0	1	1	DCLK×4.0			
			1	0	0	DCLK × 4.25	1		
			1	0	1	DCLK×4.75	1		
			1	1	. 0	DCLK × 5.5	1		
			1	1	1	DCLK×6.0	J		

Name	Pin Numbers	1/0	Definition						
TSD0	22	0	Audio transmit serial data port 0.						
SEL_PLL0	33	· I	Refer to the description and matrix for SEL_PLL2 pin 32.						
TSD1	26	0	Audio transmit serial data port 1.						
SEL_PLL1	36	ı	Refer to the description and matrix for SEL_PLL2 pin 32.						
TSD2	37	0	Audio transmit serial data output 2.						
TSD3	38	0	Audio transmit serial data output 3.						
NC	48	_	No connect pins. Leave open.						
MCLK	39	1/0	Audio master clock for audio DAC.						
TBCK .	40	0	Audio transmit bit clock.						
SEL_PLL3		ı	Clock source select. Strapped to VCC or ground via 4.7-k $\Omega$ resistor; read only during reset.						
·			SEL_PLL3 Clock Source						
	41		0 Crystal oscillator						
			1 DCLK input						
·									
SPDIF_OUT		0	S/PDIF output.						
SPDIF_IN	42	ı	S/PDIF input.						
RSD	45	I	Audio receive serial data.						
RWS	46	ı	Audio receive frame sync.						
RBCK	47	ŀ	Audio receive bit clock.						
XIN	49	1	27-MHz crystal input.						
XOUT	50	0	27-MHz crystal output.						
AVEE	51	Р	Analog power for PLL.						
AVSS	52	G	Analog ground for PLL.						
DMA[11:0]	53:58, 61:66	0	DRAM address bus.						
DCAS#	69	0	DRAM column address strobe.						
DOE#	70	0	DRAM output enable (active-low).						
DSCK_EN	70	0	DRAM clock enable.						
DWE#	71	0	DRAM write enable (active-low).						
DRAS#	72	0	DRAM row address strobe (active-low).						
DMBS0	73	0	DRAM bank select 0.						
DMBS1	74	0	DRAM bank select 1.						
DB[15:0]	77:82, 85:90, 93:96	1/0	DRAM data bus.						
DCS[1:0]#	97,100	0	DRAM chip select (active-low).						
DQM	101	0	Data input/output mask.						

Name	Pin Numbers	1/0	Definition	Definition									
DSCK	102	0	Output cloc	k to DRAM.									
DCLK	105	1	Clock input	to PLL.									
YUV0		0	YUV pixel 2	output data.									
CAMIN2		. 1	Camera YU	V 2.									
UDAC		0	O Video DAC output.										
			Pin	115	114	113	108	106					
			Value	F DAC	V DAC	Y DAC	C DAC	U DAC					
·			0	CVBS/Chroma	CVBS1	Y	С	N/A					
			. 1	CVBS/Chroma	CVBS1	Υ	С	CVBS2					
			2	CVBS/Chroma	N/A	Y	С	N/A					
			3	CVBS/Chroma	CVBS1	N/A	N/A	CVBS2					
			4	CVBS/Chroma	CVBS1	N/A	N/A	N/A					
·			5	CVBS/Chroma	CVBS1	,Y	Pb	Pr					
	400		6	CVBS/Chroma	N/A	Y	Pb	Pr					
	106		7	N/A	SYNC	G	В	R					
			8	CVBS/Chroma	Chroma	Υ	Pb	Pr					
			9	CVBS	CVBS1	G	В	R					
			10	CVBS	CVBS1	G.	R	В					
·			11	N/A	SYNC	G	R	В					
			12	CVBS/Chroma	N/A	Y	Pr	Pb					
			13	CVBS/Chroma	CVBS1	Υ	Pr	Pb					
			14	Chroma	Υ	G	R	В					
			Y: Luma con C: Chromina U: Chromina V: Chromina	aroma signal for si mponent for YUV ance signal for Y/ ance component ance component	and Y/C pro C processing signal for YU	cessing. J. V mode.							
YUV1	107	0	· · · · · · · · · · · · · · · · · · ·	output data.									
VREF		1		age reference to	video DAC. E	Bypass to g	round with	0.1-μF capacito					
YUV2	108	0	<u> </u>	output data.									
CDAC		0		output. Refer to d	lescription ar	nd matrix for	r UDAC pin	106.					
YUV3	109	0	· · · · · ·	output data.									
COMP		-1	<del> </del>	ion input. Bypass	to ADVEE w	ith 0.1-μF c	apacitor.						
YUV4	110	0	-	output data.									
RSET		1		t adjustment resis	-								
ADVEE	111	P	Analog pow	er for video DAC.		•							


Name	Pin Numbers	I/O	Definition						
ADVSS	112	G	Analog ground for video DAC.						
YUV5	442	0	YUV pixel 5 output data.						
YDAC	113	0	Video DAC output. Refer to description and matrix for UDAC pin 106.						
YUV6	44.4	0	YUV pixel 6 output data.						
VDAC	114	0	Video DAC output. Refer to description and matrix for UDAC pin 106.						
YUV7		0	YUV pixel 7 output data.						
FDAC	115	0	Video DAC output. Refer to description and matrix for UDAC pin 106.						
CAMIN3		. 1	Camera YUV 3.						
PCLK2XSCN	116	1/0	27-MHz video output pixel clock.						
CAMIN4	110	1	Camera YUV 4.						
PCLKQSCN		0	13.5-MHz video output pixel clock.						
CAMIN5	117	1	Camera YUV 5.						
AUX3[2]		I/O	Aux3 data I/O.						
VSYNC#		1/0	Vertical sync (active-low).						
CAMIN6	118	1	Camera YUV 6.						
AUX3[1]		I/O	Aux3 data I/O.						
HSYNC#		1/0	Horizontal sync (active-low).						
CAMIN7	119	1	Camera YUV 7.						
AUX3[0]	1	1/0	Aux3 data I/O.						
HD[5:0]		1/0	Host data bus lines 5:0.						
DCI[5:0]	122:127	1/0	DVD channel data I/O.						
AUX1[5:0]		1/0	Aux1 data I/O.						
HD6		1/0	Host data bus line 6.						
DCI6	128	1/0	DVD channel data I/O.						
AUX1[6]	120	1/0	Aux1 data I/O.						
VFD_DOUT		1	VFD data output.						
HD7		1/0	Host data bus line 7.						
DCI7	124	I/O	DVD channel data I/O.						
AUX1[7]	131	1/0	Aux1 data I/O.						
VFD_DIN		. 1	VFD data input.						
HD8		1/0	Host data bus line 8.						
DCI_FDS#	120	1/0	DVD input sector start (active-low).						
AUX2[0]	132	1/0	Aux2 data I/O.						
VFD_CLK		ı	VFD clock input.						

Name	Pin Numbers	I/O	Definition						
HD9	400	1/0	Host data bus line 9.						
AUX2[1]	133	1/0	Aux2 data I/O.						
HD10	424	I/O	Host data bus line 10.						
AUX2[2]	134	1/0	Aux2 data I/O.						
HD11		1/0	Host data bus line 11.						
AUX2[3]	135	1/0	Aux2 data I/O.						
IRQ		0	IRQ.						
HD12		1/0	Host data bus line 12.						
AUX2[4]	136 I/O		Aux2 data I/O.						
C2PO			C2PO error correction flag from CD-ROM.						
HD13		1/0	Host data bus line 13.						
AUX2[5]	137	1/0	Aux2 data I/O.						
SP			16550 UART serial port input.						
HD14	1/0		Host data bus line 14.						
AUX2[6]	140	I/O	Aux2 data I/O.						
HD15		1/0	Host data bus line 15.						
AUX2[7]	141	1/0	Aux2 data I/O.						
IR		ı	IR remote control input.						
HWRQ#		0	Host write request (active-low).						
DCI_REQ#	142	0	DVD control interface request (active-low).						
AUX4[1]		I/O	Aux4 data I/O.						
HRRQ#	142	0	Host read request (active-low).						
AUX4[0]	143	1/0	Aux4 data I/O.						
HIRQ		1/0	Host interrupt.						
DCI_ERR#	144	1/0	DVD channel data error (active-low).						
AUX4[7]		1/0	Aux4 data I/O.						
HRST#	4.45	0	Host reset (active-low).						
AUX3[5]	145 I/O		Aux3 data I/O.						
HIORDY	440	1	Host I/O ready.						
AUX3[3]	146	I/O	Aux3 data I/O.						
HWR#		1/0	Host write (active-low).						
DCI_CLK	149 1/0		DVD channel data clock.						


Name	Pin Numbers	1/0	Definition					
HRD#		0	Host read (active-low).					
DCI_ACK#	150	0	DVD channel data valid (active-low).					
AUX4[6]		I/O	Aux4 data I/O.					
HIOCS16#		ı	Device 16-bit data transfer (active-low).					
CAMCLK	151	ı	Camera port pixel clock input.					
AUX3[4]		I/O	Aux3 data I/O.					
HCS1FX#	450	0	Host select 1 (active-low).					
AUX3[7]	152	1/0	Aux3 data I/O.					
HCS3FX#	450	0	Host select 3 (active-low).					
AUX3[6]	153	1/0	Aux3 data I/O.					
HA[2:0]	454 455 450	1/0	Host address bus.					
AUX4[4:2]	154, 155, 158	1/0	Aux4 data I/Os.					
AUX[0]	400	1/0	Auxiliary port 0 (open collector).					
I2CDATA	160	1/0	I <sup>2</sup> C data I/O.					
AUX[1]	464	I/O Auxiliary port 1 (open collector).						
I2C_CLK	161	1/0	I <sup>2</sup> C clock I/O.					
AUX[2]	100	1/0	Auxiliary port.					
IOW#	162	0	I/O write strobe (LCS1) (active-low).					
AUX[3]	465	1/0	Auxiliary port.					
IOR#	165	0	I/O read strobe (LCS1) (active-low).					
AUX[6:4]	166:168	1/0	Auxiliary ports.					
AUX[7]	169	1/0	Auxiliary port.					
LOE#	170	0	RISC port output enable (active-low).					
LCS[3:0]#	173:176	0	RISC port chip select (active-low).					
LD[15:0]	178:182, 185:191,194:197	1/0	RISC port data bus.					
LWRLL#	198	0	RISC port low-byte write enable (active-low).					
LWRHL#	199	0	RISC port high-byte write enable (active-low).					
CAMINO	202	ı	Camera YUV 0.					
CAMIN1	203	1	Camera YUV 1.					

#### FLI2310 (VI: IC734)

#### **Block Diagrams**



#### Pin Diagram



### Pin details

No   Pin Name	Pin		1	Voltage		Pull up/	
1   HSYNC1 PORT1   Input   5v   Horizontal sync or reference - CTL 1 of Port 1		Pin Name	I/O Type		Drive		Description
VSYNCI PORTI							
3   FIELD ID1 PORT1   Input   5v   Data Clock input -CTL1 of Port 1				+			
4   IN CLK1 PORT    Input   5v   Data Clock input -CTL1 of Port 1							
5 HSYNC2 PORT1							
6         VSYNC2 PORT1         Input         5v         Vertical sync or reference -CTL2 of Port 1           7         FIELD ID2 PORT1         Input         5v         Odd/Even Field identification -CTL2 of Port 1           8         VDD1         Power         3.3 V - Power pin for IO           9         VSS         Ground         Ground           10         IN CLK2 PORT1         Input         5v         Data Clock input -CTL2 of Port 1           11         B/Cb/D1 0         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           12         B/Cb/D1 1         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           13         B/Cb/D1 2         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           14         B/Cb/D1 3         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           16         VDDcorel         Power         1.8 V - Power pin for core           17         VSScore         Ground         Ground           18         B/Cb/D1 5         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           19         B/Cb/D1 6         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           20         B/Cb/D1				<del></del>		-	
7 FIELD ID2 PORT1							
8         VDD1         Power         3.3 V - Power pin for IO           9         VSS         Ground         Ground           10         IN CLK2 PORT1         Input         5v         Data Clock input -CTL2 of Port 1           11         B/Cb/D1 0         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           12         B/Cb/D1 1         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           13         B/Cb/D1 2         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           14         B/Cb/D1 3         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           15         B/Cb/D1 4         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           16         VDDcorel         Power         1.8 V Power pin for core           17         VSScore         Ground         Ground           18         B/Cb/D1 5         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           19         B/Cb/D1 6         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           20         B/Cb/D1 7         Input         5v         Port 1 - Digital video input (Blue/Cb/D1)           21         R/Cr/Cb Cr 0						<del>                                     </del>	
9   VSS	<u> </u>					1	
10   N_CLK2_PORT    Input   5v   Data Clock input _CTL2_ of Port 1		the state of the s					
11   B/Cb/D1 0   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     12   B/Cb/D1 1   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     13   B/Cb/D1 2   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     14   B/Cb/D1 3   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     15   B/Cb/D1 4   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     16   VDDcorel   Power   I.8 V - Power pin for core     17   VSScore   Ground   Ground     18   B/Cb/D1 5   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     19   B/Cb/D1 6   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     19   B/Cb/D1 6   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     10   B/Cb/D1 7   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     12   R/Cr/Cb Cr 0   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)     12   R/Cr/Cb Cr 1   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     12   R/Cr/Cb Cr 2   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     12   R/Cr/Cb Cr 3   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     12   R/Cr/Cb Cr 3   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     12   R/Cr/Cb Cr 4   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     12   R/Cr/Cb Cr 5   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     12   R/Cr/Cb Cr 5   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     13   R/Cr/Cb Cr 5   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     14   R/Cr/Cb Cr 5   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     15   R/Cr/Cb Cr 5   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     16   R/Cr/Cb Cr 5   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     17   R/Cr/Cb Cr 5   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     18   R/Cr/Cb Cr 7   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     19   R/Cr/Cb Cr 7   Input   5v   Port 1 - Digital video input (Red/Cr/CrCb)     10   R/Cr/Cb Cr 7   Input   5v   Port 1 - Digital video input (Green/Y)				5v			
12 B/Cb/D1   1				+			
13 B/Cb/D1 2							
14   B/Cb/D1_3				<del>, _ ,</del>			
15   B/Cb/DI   4   Input   5v   Port 1 - Digital video input (Blue/Cb/DI)							
1.8 V - Power pin for core		<u> </u>					
17   VSScore		<del></del>		30			
18   B/Cb/D1   5   Input   5 v   Port 1 - Digital video input (Blue/Cb/D1)     19   B/Cb/D1   6   Input   5 v   Port 1 - Digital video input (Blue/Cb/D1)     20   B/Cb/D1   7   Input   5 v   Port 1 - Digital video input (Blue/Cb/D1)     21   R/Cr/Cb Cr 0   Input   5 v   Port 1 - Digital video input (Red/Cr/CrCb)     22   R/Cr/Cb Cr 1   Input   5 v   Port 1 - Digital video input (Red/Cr/CrCb)     23   R/Cr/Cb Cr 2   Input   5 v   Port 1 - Digital video input (Red/Cr/CrCb)     24   R/Cr/Cb Cr 3   Input   5 v   Port 1 - Digital video input (Red/Cr/CrCb)     25   R/Cr/Cb Cr 4   Input   5 v   Port 1 - Digital video input (Red/Cr/CrCb)     26   R/Cr/Cb Cr 5   Input   5 v   Port 1 - Digital video input (Red/Cr/CrCb)     27   R/Cr/Cb Cr 6   Input   5 v   Port 1 - Digital video input (Red/Cr/CrCb)     28   R/Cr/Cb Cr 6   Input   5 v   Port 1 - Digital video input (Red/Cr/CrCb)     29   G/Y/Y 0   Input   5 v   Port 1 - Digital video input (Red/Cr/CrCb)     30   VDD2   Power   3.3 V - Power pin for IO     31   VSS   Ground   Ground     32   G/Y/Y 1   Input   5 v   Port 1 - Digital video input (Green/Y)     34   G/Y/Y 2   Input   5 v   Port 1 - Digital video input (Green/Y)     35   G/Y/Y 4   Input   5 v   Port 1 - Digital video input (Green/Y)     36   VDDcore2   Power   1.8 V - Power pin for core     37   VSScore   Ground   Ground     38   G/Y/Y 5   Input   5 v   Port 1 - Digital video input (Green/Y)     39   G/Y/Y 6   Input   5 v   Port 1 - Digital video input (Green/Y)     39   G/Y/Y 6   Input   5 v   Port 1 - Digital video input (Green/Y)     39   G/Y/Y 6   Input   5 v   Port 1 - Digital video input (Green/Y)     40   G/Y/Y 7   Input   5 v   Port 1 - Digital video input (Green/Y)     41   IN SEL   Output   5 v   Port 1 - Digital video input (Green/Y)     41   IN SEL   Output   5 v   Port 1 - Digital video input (Green/Y)     42   TEST   Input   5 v   Port 1 - Digital video input (Green/Y)     43   DEV ADDR1   Input   5 v   Port 1 - Digital video input (Green/Y)     44   DEV ADDR1   Input   5 v   Port 1 - Digital vi							
19   B/Cb/D1 6   Input   5v   Port 1 - Digital video input (Blue/Cb/D1)				F		-	
20 B/Cb/D1_7			1				
21         R/Cr/Cb Cr 0         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           22         R/Cr/Cb Cr 1         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           23         R/Cr/Cb Cr 2         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           24         R/Cr/Cb Cr 3         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           25         R/Cr/Cb Cr 4         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           26         R/Cr/Cb Cr 5         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           27         R/Cr/Cb Cr 6         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           28         R/Cr/Cb Cr 7         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           29         G/Y/Y 0         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           30         VDD2         Power         3.3 V - Power pin for IO           31         VSS         Ground         Ground           32         G/Y/Y 1         Input         5v         Port 1 – Digital video input (Green/Y)           34         G/Y/Y 2         Input         5v							The state of the s
22         R/Cr/Cb Cr_1         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           23         R/Cr/Cb Cr_2         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           24         R/Cr/Cb Cr_3         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           25         R/Cr/Cb Cr_4         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           26         R/Cr/Cb Cr_5         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           27         R/Cr/Cb Cr_6         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           28         R/Cr/Cb Cr_7         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           29         G/Y/Y_0         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           30         VDD2         Power         3.3 V - Power pin for IO           31         VSS         Ground         Ground           32         G/Y/Y_1         Input         5v         Port 1 – Digital video input (Green/Y)           33         G/Y/Y_2         Input         5v         Port 1 – Digital video input (Green/Y)           34         G/Y/Y_3         Input         5v         Port							
23         R/Cr/Cb Cr 2         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           24         R/Cr/Cb Cr 3         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           25         R/Cr/Cb Cr 4         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           26         R/Cr/Cb Cr 5         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           27         R/Cr/Cb Cr 6         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           28         R/Cr/Cb Cr 7         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           29         G/Y/Y 0         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           30         VDD2         Power         3.3 V - Power pin for IO           31         VSS         Ground         Ground           32         G/Y/Y 1         Input         5v         Port 1 – Digital video input (Green/Y)           34         G/Y/Y 2         Input         5v         Port 1 – Digital video input (Green/Y)           34         G/Y/Y 3         Input         5v         Port 1 – Digital video input (Green/Y)           36         VDDcore2         Power         1.8 V - Power pin for core			-				
24         R/Cr/Cb Cr 3         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           25         R/Cr/Cb Cr 4         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           26         R/Cr/Cb Cr 5         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           27         R/Cr/Cb Cr 6         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           28         R/Cr/Cb Cr 7         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           29         G/Y/Y 0         Input         5v         Port 1 – Digital video input (Green/Y)           30         VDD2         Power         3.3 V - Power pin for IO           31         VSS         Ground         Ground           32         G/Y/Y 1         Input         5v         Port 1 – Digital video input (Green/Y)           33         G/Y/Y 2         Input         5v         Port 1 – Digital video input (Green/Y)           34         G/Y/Y 3         Input         5v         Port 1 – Digital video input (Green/Y)           36         VDDcore2         Power         1.8 V - Power pin for core           37         VSScore         Ground         Ground           38         G/Y/Y 5		<u> </u>					
25         R/Cr/Cb Cr 4         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           26         R/Cr/Cb Cr 5         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           27         R/Cr/Cb Cr 6         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           28         R/Cr/Cb Cr 7         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           29         G/Y/Y 0         Input         5v         Port 1 – Digital video input (Green/Y)           30         VDD2         Power         3.3 V - Power pin for IO           31         VSS         Ground         Ground           32         G/Y/Y 1         Input         5v         Port 1 – Digital video input (Green/Y)           33         G/Y/Y 2         Input         5v         Port 1 – Digital video input (Green/Y)           34         G/Y/Y 3         Input         5v         Port 1 – Digital video input (Green/Y)           35         G/Y/Y 4         Input         5v         Port 1 – Digital video input (Green/Y)           36         VDDcore2         Power         1.8 V - Power pin for core           37         VSScore         Ground         Ground           38         G/Y/Y 5         <			-				
26         R/Cr/Cb Cr 5         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           27         R/Cr/Cb Cr 6         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           28         R/Cr/Cb Cr 7         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           29         G/Y/Y 0         Input         5v         Port 1 – Digital video input (Green/Y)           30         VDD2         Power         3.3 V - Power pin for IO           31         VSS         Ground         Ground           32         G/Y/Y 1         Input         5v         Port 1 – Digital video input (Green/Y)           33         G/Y/Y 2         Input         5v         Port 1 – Digital video input (Green/Y)           34         G/Y/Y 3         Input         5v         Port 1 – Digital video input (Green/Y)           35         G/Y/Y 4         Input         5v         Port 1 – Digital video input (Green/Y)           36         VDDcore2         Power         1.8 V - Power pin for core           37         VSScore         Ground         Ground           38         G/Y/Y 5         Input         5v         Port 1 – Digital video input (Green/Y)           40         G/Y/Y 7         Input<							
27R/Cr/Cb Cr 6Input5vPort 1 – Digital video input (Red/Cr/CrCb)28R/Cr/Cb Cr 7Input5vPort 1 – Digital video input (Red/Cr/CrCb)29G/Y/Y 0Input5vPort 1 – Digital video input (Green/Y)30VDD2Power3.3 V - Power pin for IO31VSSGroundGround32G/Y/Y 1Input5vPort 1 – Digital video input (Green/Y)33G/Y/Y 2Input5vPort 1 – Digital video input (Green/Y)34G/Y/Y 3Input5vPort 1 – Digital video input (Green/Y)35G/Y/Y 4Input5vPort 1 – Digital video input (Green/Y)36VDDcore2Power1.8 V - Power pin for core37VSScoreGroundGround38G/Y/Y 5Input5vPort 1 – Digital video input (Green/Y)39G/Y/Y 6Input5vPort 1 – Digital video input (Green/Y)40G/Y/Y 7Input5vPort 1 – Digital video input (Green/Y)41IN SELOutput5vPort 1 – Digital video input (Green/Y)41IN SELOutput5v8 mAOutput to select external video mux42TESTInput5vConnect to Ground43DEV ADDR1Input5vDevice address setting 1		<del></del>					— — — — — — — — — — — — — — — — — — —
28         R/Cr/Cb Cr 7         Input         5v         Port 1 – Digital video input (Red/Cr/CrCb)           29         G/Y/Y 0         Input         5v         Port 1 – Digital video input (Green/Y)           30         VDD2         Power         3.3 V - Power pin for IO           31         VSS         Ground         Ground           32         G/Y/Y 1         Input         5v         Port 1 – Digital video input (Green/Y)           33         G/Y/Y 2         Input         5v         Port 1 – Digital video input (Green/Y)           34         G/Y/Y 3         Input         5v         Port 1 – Digital video input (Green/Y)           35         G/Y/Y 4         Input         5v         Port 1 – Digital video input (Green/Y)           36         VDDcore2         Power         1.8 V - Power pin for core           37         VSScore         Ground         Ground           38         G/Y/Y 5         Input         5v         Port 1 – Digital video input (Green/Y)           40         G/Y/Y 7         Input         5v         Port 1 – Digital video input (Green/Y)           41         IN SEL         Output         5v         8 mA         Output to select external video mux           42         TEST         Input <td></td> <td></td> <td>Input</td> <td></td> <td></td> <td></td> <td></td>			Input				
Port 1 - Digital video input (Green/Y)	****		Input				
30 VDD2			Input	5v_			
Signature   Sign	29		Input	5 <u>v</u>			
32G/Y/Y_1Input5vPort 1 – Digital video input (Green/Y)33G/Y/Y_2Input5vPort 1 – Digital video input (Green/Y)34G/Y/Y_3Input5vPort 1 – Digital video input (Green/Y)35G/Y/Y_4Input5vPort 1 – Digital video input (Green/Y)36VDDcore2Power1.8 V - Power pin for core37VSScoreGroundGround38G/Y/Y_5Input5vPort 1 – Digital video input (Green/Y)39G/Y/Y_6Input5vPort 1 – Digital video input (Green/Y)40G/Y/Y_7Input5vPort 1 – Digital video input (Green/Y)41IN SELOutput5v8 mAOutput to select external video mux42TESTInput5vConnect to Ground43DEV ADDR1Input5vDevice address setting 1	30		Power				3.3 V - Power pin for IO
33 G/Y/Y 2   Input   5v   Port 1 – Digital video input (Green/Y)     34 G/Y/Y 3   Input   5v   Port 1 – Digital video input (Green/Y)     35 G/Y/Y 4   Input   5v   Port 1 – Digital video input (Green/Y)     36 VDDcore2   Power   1.8 V – Power pin for core     37 VSScore   Ground   Ground     38 G/Y/Y 5   Input   5v   Port 1 – Digital video input (Green/Y)     39 G/Y/Y 6   Input   5v   Port 1 – Digital video input (Green/Y)     40 G/Y/Y 7   Input   5v   Port 1 – Digital video input (Green/Y)     41 IN SEL   Output   5v   Port 1 – Digital video input (Green/Y)     42 TEST   Input   5v   Connect to Ground     43 DEV ADDR1   Input   5v   Device address setting 1			Ground				Ground
34G/Y/Y_3Input5vPort 1 – Digital video input (Green/Y)35G/Y/Y_4Input5vPort 1 – Digital video input (Green/Y)36VDDcore2Power1.8 V - Power pin for core37VSScoreGroundGround38G/Y/Y_5Input5vPort 1 – Digital video input (Green/Y)39G/Y/Y_6Input5vPort 1 – Digital video input (Green/Y)40G/Y/Y_7Input5vPort 1 – Digital video input (Green/Y)41IN SELOutput5v8 mAOutput to select external video mux42TESTInput5vConnect to Ground43DEV ADDR1Input5vDevice address setting 1	32	G/Y/Y_1	Input	5v			Port 1 – Digital video input (Green/Y)
35   G/Y/Y 4   Input   5v   Port 1 - Digital video input (Green/Y)	33	G/Y/Y_2	Input	5v			Port 1 – Digital video input (Green/Y)
35G/Y/Y_4Input5vPort 1 - Digital video input (Green/Y)36VDDcore2Power1.8 V - Power pin for core37VSScoreGroundGround38G/Y/Y_5Input5vPort 1 - Digital video input (Green/Y)39G/Y/Y_6Input5vPort 1 - Digital video input (Green/Y)40G/Y/Y_7Input5vPort 1 - Digital video input (Green/Y)41IN SELOutput5v8 mAOutput to select external video mux42TESTInput5vConnect to Ground43DEV ADDR1Input5vDevice address setting 1	34	G/Y/Y_3	Input	5v			Port 1 – Digital video input (Green/Y)
37VSScoreGroundGround38G/Y/Y_5Input5vPort 1 – Digital video input (Green/Y)39G/Y/Y_6Input5vPort 1 – Digital video input (Green/Y)40G/Y/Y_7Input5vPort 1 – Digital video input (Green/Y)41IN SELOutput5v8 mAOutput to select external video mux42TESTInput5vConnect to Ground43DEV ADDR1Input5vDevice address setting 1	35	G/Y/Y_4		5v			Port 1 – Digital video input (Green/Y)
37VSScoreGroundGround38G/Y/Y_5Input5vPort 1 – Digital video input (Green/Y)39G/Y/Y_6Input5vPort 1 – Digital video input (Green/Y)40G/Y/Y_7Input5vPort 1 – Digital video input (Green/Y)41IN SELOutput5v8 mAOutput to select external video mux42TESTInput5vConnect to Ground43DEV ADDR1Input5vDevice address setting 1	36	VDDcore2	Power		-		1.8 V - Power pin for core
38G/Y/Y_5Input5vPort 1 – Digital video input (Green/Y)39G/Y/Y_6Input5vPort 1 – Digital video input (Green/Y)40G/Y/Y_7Input5vPort 1 – Digital video input (Green/Y)41IN SELOutput5v8 mAOutput to select external video mux42TESTInput5vConnect to Ground43DEV ADDR1Input5vDevice address setting 1	-					1	
39     G/Y/Y_6     Input     5v     Port 1 – Digital video input (Green/Y)       40     G/Y/Y_7     Input     5v     Port 1 – Digital video input (Green/Y)       41     IN SEL     Output     5v     8 mA     Output to select external video mux       42     TEST     Input     5v     Connect to Ground       43     DEV ADDR1     Input     5v     Device address setting 1	~~~	<del></del>		5v			
40     G/Y/Y_7     Input     5v     Port 1 – Digital video input (Green/Y)       41     IN_SEL     Output     5v     8 mA     Output to select external video mux       42     TEST     Input     5v     Connect to Ground       43     DEV_ADDR1     Input     5v     Device address setting 1							
41 IN SEL     Output     5v     8 mA     Output to select external video mux       42 TEST     Input     5v     Connect to Ground       43 DEV ADDR1     Input     5v     Device address setting 1							
42 TEST     Input     5v     Connect to Ground       43 DEV ADDR1     Input     5v     Device address setting 1					8 mA		
43 DEV_ADDR1 Input 5v Device address setting 1					U		
							The state of the s
1 44 DEV ALDIKU   IDDIII   3V )		DEV ADDRO	Input	5v			Device address setting 0

Pin			Voltage		Pull up/	
	Pin Name	I/O Type	Tolerance	Drive		Description
	SCLK .	I/O	5v	8 mA		2-wire serial control bus clock
	SDATA	I/O	5v	8 mA		2-wire serial control bus data
	RESET_N	Input	5v		PU	Reset
48	VDD3	Power				3.3 V – Power pin for IO
49	VSScore	Ground				Ground
50	SDRAM DATA(0)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
51	SDRAM DATA(1)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
52	SDRAM DATA(2)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
53	SDRAM DATA(3)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
54	SDRAM DATA(4)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
55	SDRAM DATA(5)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
56	SDRAM DATA(6)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
57	SDRAM DATA(7)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
58	SDRAM DATA(8)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
59	SDRAM DATA(9)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
60	SDRAM DATA(10)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
61	SDRAM DATA(11)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
62	VDD4	Power				3.3 V – Power pin for IO
63	VSS	Ground				Ground
64	SDRAM DATA(12)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(13)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(14)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(15)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	VDDcore3	Power				1.8 V - Power pin for core
	VSScore	Ground		,		Ground
	SDRAM DATA(16)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(17)	Tristate I/O	5v	4 mA		SDRAM data bus *
	SDRAM DATA(18)	Tristate I/O	5v	4 mA		SDRAM data bus *
	SDRAM DATA(19)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
_	SDRAM DATA(20)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(21)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(22)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
77	SDRAM DATA(23)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(24)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(25)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
80	VDDcore4	Power	- 5v	IMM	110	1.8 V – Power pin for core
81	VSScore VSScore	Ground				Ground
	SDRAM DATA(26)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
_	SDRAM DATA(27)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(28)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(29)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
	SDRAM DATA(30)	Tristate I/O	5v	4 mA	PD	SDRAM data bus *
			5v		PD	SDRAM data bus *
	SDRAM DATA(31)	Tristate I/O	- JV	4 mA	FD	3.3 V – Power pin for IO
88	VDD5	Power				S. A - LOME! hill for IO

Pin	Dia N.	I/O T	Voltage	D-1	Pull up/	
<b>No</b> 89	Pin Name VSS	I/O Type	Tolerance	Drive		<b>Description</b> Ground
	<del> </del>	Ground	- 577			
	TEST IN	Input	5V			Test input-Connect to ground
	SDRAM ADDR(10)	Tristate O/P	5v	8 mA		SDRAM address bus *
	SDRAM ADDR(9)	Tristate O/P	5v	8 mA		SDRAM address bus *
	SDRAM ADDR(8)	Tristate O/P	5v	8 mA		SDRAM address bus *
	SDRAM ADDR(7)	Tristate O/P	5v	8 mA		SDRAM address bus *
95	SDRAM ADDR(6)	Tristate O/P	5v	8 mA		SDRAM address bus *
96	VDDcore5	Power				1.8 V – Power pin for core
97_	VSScore	Ground				Ground
	SDRAM ADDR(5)	Tristate O/P	5v	8 mA		SDRAM address bus *
	SDRAM ADDR(4)	Tristate O/P	5v	8 mA		SDRAM address bus *
	SDRAM ADDR(3)	Tristate O/P	5v	8 mA		SDRAM address bus *
	SDRAM ADDR(2)	Tristate O/P	5v	8 mA		SDRAM address bus *
	SDRAM ADDR(1)	Tristate O/P	5v	8 mA		SDRAM address bus *
	SDRAM ADDR(0)	Tristate O/P	5v	8 mA		SDRAM address bus *
	SDRAM WEN	Tristate O/P	5v	8 mA		SDRAM write enable *
105	SDRAM RASN	Tristate O/P	5v	8 mA		SDRAM row address select *
106	SDRAM CASN	Tristate O/P	5v	8 mA		SDRAM column address select *
107	SDRAM BA1	Tristate O/P	5v	8 mA		SDRAM bank select 1*
108	SDRAM BA0	Tristate O/P	5v	8 mA		SDRAM bank select 0*
109	SDRAM CSN	Tristate O/P	5v	4 mA		SDRAM CS *
110	SDRAM DQM	Tristate O/P	. 5v	8 mA		SDRAM DQM *
111	SDRAM CLKOUT	Output	5v	12 mA		Clock out to SDRAM *
112	VDD6	Power				3.3 V - Power pin for IO
113	VSS	Ground				Ground
114	SDRAM CLKIN	Input	5v			Trace delayed SDRAM Clock in
115	TEST3	Input				Test input – Connect to ground
116	TEST OUT0	Output				Test output – leave open
117	TEST OUT1 / Interrupt Out	Output				Interrupt Output
118	CTLOUT0	Tristate O/P	5v	8 mA		Control signal output selectable as HSync1/ CSync/HRef/Monitor coast
119	CTLOUT1	Tristate O/P	5v	8 mA		Control signal output selectable as VSync1/CRef/VRef/Film Indicator
120	CTLOUT2	Tristate O/P	5v	8 mA		Control signal output selectable as Monitor coast/HRef/VDD_en / HSync2
121	CTLOUT3	Tristate O/P	5v	8 mA		Control signal output selectable as Film Indicator/VRef/backlight_en/VSync2
122	CTLOUT4	Tristate O/P	5v	8 mA		Control signal output selectable as CRef/Field ID/CSync/Monitor coast
123	VDDcore6	Power				1.8 V - Power pin for core
124	VSScore	Ground				Ground
125	CLKOUT	Tristate O/P	5v	12 mA		Output data rate clock
	B/U/Pb_OUT_0	Tristate O/P	- 5v	8 mA		Digital video output – Blue/U/Pb
	B/U/Pb OUT 1	Tristate O/P	5v	8 mA		Digital video output – Blue/U/Pb


Pin			Voltage		Pull up/
No	Pin Name	I/O Type	Tolerance	Drive	Pulldown Description
128	VDD7	Power			3.3 V – Power pin for IO
129	VSS	Ground			Ground
130	B/U/Pb_OUT_2	Tristate O/P	5v	8 mA	Digital video output – Blue/U/Pb
131	B/U/Pb_OUT_3	Tristate O/P	5v	8 mA	Digital video output – Blue/U/Pb
132	B/U/Pb_OUT_4	Tristate O/P	5v	8 mA	Digital video output – Blue/U/Pb
133	B/U/Pb_OUT_5	Tristate O/P	5v	8 mA	Digital video output – Blue/U/Pb
134	B/U/Pb_OUT_6	Tristate O/P	5v	8 mA	Digital video output – Blue/U/Pb
135	B/U/Pb_OUT_7	Tristate O/P	5v	8 mA	Digital video output – Blue/U/Pb
136	R/V/Pr_OUT_0	Tristate O/P	5v	8 mA	Digital video output – Red/V/Pr
137	R/V/Pr_OUT_1	Tristate O/P	5v	8 mA	Digital video output – Red/V/Pr
138	VDDcore7	Power			1.8 V – Power pin for core
139	VSScore	Ground			Ground
	R/V/Pr_OUT_2	Tristate O/P	5v	8 mA	Digital video output – Red/V/Pr
	R/V/Pr OUT 3	Tristate O/P	5v	8 mA	Digital video output – Red/V/Pr
	R/V/Pr OUT 4	Tristate O/P	5v	8 mA	Digital video output – Red/V/Pr
	R/V/Pr OUT 5	Tristate O/P	5v	8 mA	Digital video output – Red/V/Pr
_	R/V/Pr OUT 6	Tristate O/P	5v	8 mA	Digital video output – Red/V/Pr
	R/V/Pr OUT 7	Tristate O/P	5v	8 mA	Digital video output – Red/V/Pr
	VDD8	Power			3.3 V – Power pin for IO
147	VSS	Ground			Ground
	G/Y/Y OUT 0	Tristate O/P	5v	8 mA	Digital video output – Green/Y
	G/Y/Y OUT 1	Tristate O/P	5v	8 mA	Digital video output – Green/Y
	G/Y/Y OUT 2	Tristate O/P	5v	8 mA	Digital video output - Green/Y
151	G/Y/Y OUT 3	Tristate O/P	5v	8 mA	Digital video output – Green/Y
152	G/Y/Y OUT 4	Tristate O/P	5v	8 mA	Digital video output – Green/Y
153	G/Y/Y_OUT_5	Tristate O/P	5v	8 mA	Digital video output – Green/Y
154	G/Y/Y_OUT_6	Tristate O/P	5v	8 mA	Digital video output – Green/Y
155	G/Y/Y_OUT_7	Tristate O/P	5v	8 mA	Digital video output – Green/Y
156	OE	Input	5v		Output data enable for Digital video output
157	PLL_PVDD	Power			1.8 V – Power pin for PLL pads
158	PLL_PVSS	Ground			Ground for PLL pads
159	AVSS_PLL_BE1	Ground			PLL Ground
160	AVDD_PLL_BE1	Power			1.8 V – Power pin for PLL
161	AVDD_PLL_BE2	Power			1.8 V – Power pin for PLL
	AVSS_PLL_BE2	Ground			PLL Ground
163	AVSS_PLL_SDI	Ground			PLL Ground
164	AVDD_PLL_SDI	Power			1.8 V – Power pin for PLL
165	AVDD_PLL_FE	Power			1.8 V – Power pin for PLL
166	AVSS_PLL_FE	Ground			PLL Ground
	DAC_PVSS	Ground			Ground for DAC pads
168	DAC_VDD	Power			1.8 V – Digital power pin for DAC
	DAC_VSS	Ground			DAC digital Ground
	DAC_BOUT	Output		34 mA	
	DAC AVDDB	Power			3.3 V – Analog power pin for B channel

Pin			Voltage		Pull up/
No	Pin Name	I/O Type	Tolerance	Drive	Pulldown Description
172	DAC_AVSSB	Ground			Analog Ground for B channel
173	DAC_GOUT	Output		34 mA	Analog G/Y output
174	DAC_AVDDG	Power			3.3 V – Analog power pin for G channel
175	DAC_AVSSG	Ground			Analog Ground for G channel
176	DAC ROUT	Output		34 mA	Analog R/V output
177	DAC_AVDDR	Power			3.3 V – Analog power pin for R channel
178	DAC AVSSR	Ground			Analog Ground for R channel
179	DAC COMP	Output			Compensation for video DACs
180	DAC RSET	Output			Current setting resistor for video DACs
181	DAC_VREFOUT	Output			1.28 V Internally generated voltage reference fo video DACs
182	DAC_VREFIN	Input			External Voltage reference for video DACs
183	DAC_AVDD	Power			3.3 V – Analog power pin for DAC
184	DAC_AVSS	Ground			Analog Ground for DAC
185	DAC_GR_AVSS	Ground			Ground for DAC Guard ring
186	DAC_GR_AVDD	Power			3.3 V – Power pin for DAC Guard ring
187	DAC_PVDD	Power			3.3 V –Power pin for DAC pads
188	TEST0	Input	5v		Test pin – connect to ground
189	TEST1	Input	5v		Test pin – connect to ground
190	TEST2	Input	5v		Test pin – connect to ground
191	XTAL IN	Input			External parallel crystal oscillator
192	XTAL OUT	Output			External parallel crystal oscillator
193	VDD9	Power			3.3 V - Power pin for IO
194	VSS	Ground			Ground
195	IN_CLK_PORT 2	Input	5v	4 mA	Port 2 - Data Clock input
196	D1_IN_0	Input	5v	4 mA	Port 2 - ITU-R BT656 digital data input
197	VDDcore8	Power			1.8 V – Power pin for core
198	VSScore	Ground		<u> </u>	Ground
199	D1_IN_1	Input	5v	4 mA	Port 2 - ITU-R BT656 digital data input
200	D1_IN_2	Input	5v	4 mA	Port 2 - ITU-R BT656 digital data input
201	D1_IN_3	Input	5v	4 mA	Port 2 - ITU-R BT656 digital data input
202	D1 IN 4	Input	5v	4 mA	Port 2 - ITU-R BT656 digital data input
203	D1_IN_5	Input	5v	4 mA	Port 2 - ITU-R BT656 digital data input
204	D1 IN 6	Input	5v	4 mA	Port 2 - ITU-R BT656 digital data input
	D1 IN 7	Input	5v	4 mA	Port 2 - ITU-R BT656 digital data input
	FIELD ID PORT 2	Input	5v	4 mA	Port 2 - Odd/Even Field identification
	VSYNC PORT 2	Input	5v	4 mA	Port 2 - Vertical sync or reference
	HSYNC PORT 2	Input	5v	4 mA	Port 2 - Horizontal sync or reference


Note: \* - The connection of these pins depends on the type of external SDRAM used.

#### CXD2753R (MA: IC405)

#### **Pin Assignment**



#### **Block Diagram**



	Pin Name	1/0	Functions	
1	VSC	-	It fixed to ground.( for Core)	
2	XMSLAT	ı	Latch input for µCOM serial communication.	
3	MSCK	1	Shift clock input for µCOM serial communication.	
4	MSDATI	1	Data input for μCOM serial communication.	
5	VDC	-	+2.5V Power for Core.	
6	MSDATO	0	Data output for µCOM serial communication. "Hi-Z" potential except the output mode.	
7	MSREADY	0	Completion flag of output preparation for $\mu$ COM serial communication. "L" is outputted at the time of completion.	
8	XMSDOE	0	Output enable pin for μCOM serial communication. "L" is outputted at the time of MSDATO mode.	
9	XRST	1	Reset pin. The whole IC is reset by at the time of "L" potential.	
10	SMUTE	lpd	Soft Mute. Soft mute of the audio output is carried out at the time of "H" potential.  It releases at the time of "L" potential.	
11	MCKI	1	Master Clock input.	
12	VSIO	-	It fixed to Ground. Ground for I/O.	
13	EXCKO1	0	External output Clock 1.	
14	EXCKO2	0	External output Clock 2.	
15	LRCK	0	44.1kHz, 1Fs Clock output.	
16	FRAME	0	Frame signal output.	
17	VDIO	-	+3.3V Power for I/O.	
18	MNT0	0	Monitor output.	
19	MNT1	0	Monitor output.	
20	MNT2	0	Monitor output.	
21	MNT3	0	Monitor output.	
22	TESTO	0	Output terminal for a Test. (open)	
23	TESTO	0	Output terminal for a Test.(open)	
24	TESTO	0	Output terminal for a Test.(open)	
25	TESTO	0	Output terminal for a Test.(open)	
26	TCK	1	Clock input for a Test. It fixed to "L" potential.	
27	TDI	lpu	Input pin(pull-up) for a Test.(open)	
28	VSC	-	It fixed to Ground. Ground for CORE.	
29	TDO	0	Output for a Test.(open).	
30	TMS	lpu	Input pin(pull-up) for a Test.(open)	
31	TRST	lpu	Reset pin(pull-up) for a Test. Input the Power-on reset signal or fixed to "L" potential.	
32	TEST1	1	Test input pin. It fixed to "L" potential.	
33	TEST2	1	Test input pin. It fixed to "L" potential.	
34	TEST3	1	Test input pin. It fixed to "L" potential.	
35	VDC	-	+2.5V Power for CORE.	
36	TESTO	0	Out put for TEST. It fixed to open.	
37	XBIT	0	DST monitor.	
38	SUPDT0	0	Supplementary data output. (LSB)	
39	SUPDT1	0	Supplementary data output.	
40	SUPDT2	0	Supplementary data output.	
41	SUPDT3	0	Supplementary data output.	
42	VSIO	-	Ground for I/O.	
43	SUPDT4	0	Supplementary data output.	
44	SUPDT5	0	Supplementary data output.	
45	VDIO	-	+3.3V Power for I/O.	
46	SUPDT6	0	Supplementary data output.	
47	SUPDT7	0	Supplementary data output. (MSB)	
48	XSUPAK	0	Supplementary data Acknowledge output terminal.	
49	VSC	-	Ground for CORE.	
49	v 30		Glouing for COINE.	


	Pin Name	1/0	Functions
50	TESTO	0	Output for TEST. (open)
51	TESTI	ı	Input for TEST. It fixed to "L" potential.
52	TESTI	ı	Input for TEST. It fixed to "L" potential.
53	TESTO	0	Output for TEST. (open)
54	VDC	-	+2.5V Power for CORE.
55	DSADML	Q	DSD Data output terminal for Lch Down Mix.
56	DSADMR	0	DSD Data output terminal for Rch Down Mix.
57	BCKASL	1	I/O selection terminal of the Bit clock for DSD data output. L=input (Slave), H=output (Master)
58	VSDSD		Ground terminal for DSD data output.
59	BCKAI	1	Bit clock input terminal for DSD data output. Input a Bit clock into this terminal at the time of BCKASL="L" potential.
60	BCKAO	0	Bit clock output terminal for DSD data output.  Bit clock output from this terminal at the time of BCKASL="H" potential.
61	PHREFI	I	Reference phase signal input terminal for DSD output phase modulation.
62	PHREFO	0	Reference phase signal output terminal for DSD output phase modulation.
63	ZDFL	0	Lch zero-data detection flag (at the time of μcom setup).  It will be set to "H" if non-sound data continues 300 msecs.
64	DSAL	0	DSD data output terminal for Lch speaker.
65	ZDFR	0.	Rch zero-data detection flag (at the time of μcom setup).  It will be set to "H" if non-sound data continues 300 msecs.
66	DSAR	. 0	DSD data output terminal for Rch speaker.
67	VDDSD	-	+3.3V Power for DSD data output.
68	ZDFC	0	Cch zero-data detection flag (at the time of μcom setup).  It will be set to "H" if non-sound data continues 300 msecs.
69	DSAC	0	DSD data output terminal for Cch speaker.
70	ZDFLFE	0	LFEch zero-data detection flag (at the time of μcom setup).  It will be set to "H" if non-sound data continues 300 msecs.
71	DSASW	0	DSD data output terminal for SWch speaker.
72	VSDSD	-	Ground for DSD data output.
73	ZDFLS	0	LSch zero-data detection flag (at the time of µcom setup). It will be set to "H" if non-sound data continues 300 msecs.
74	DSALS	0	DSD data output terminal for LSch speaker.
75	ZDFRS	0	RSch zero-data detection flag (at the time of μcom setup).  It will be set to "H" if non-sound data continues 300 msecs.
76	DSARS	. 0	DSD data output terminal for RSch speaker.
77	VDDSD	0	+3.3V Power for DSD data output.
78	IOUT0	0	Data output terminal 0 for IEEE1394 link chip I/F.
79	IOUT1	0	Data output terminal 1 for IEEE1394 link chip I/F.
80	VSC	-	Ground for CORE.
81	IOUT2	0	Data output terminal 2 for IEEE1394 link chip I/F.
82	IOUT3	0	Data output terminal 3 for IEEE1394 link chip I/F.
83	VDC	-	+2.5V Power for CORE.
84	IOUT4	0	Data output terminal 4 for IEEE1394 link chip I/F.
85	IOUT5	0	Data output terminal 5 for IEEE1394 link chip I/F.
86	VSIO	-	Ground for I/O.
87.	IANCO	0	Transmission information data output terminal for IEEE1394 link chip I/F.
88	IFULL	1	Data transmission hold request signal input terminal for IEEE1394 link chip I/F.
89	IEMPTY		High speed transmission request signal input terminal for IEEE1394 link chip I/F.
90	VDIO	<del>-</del>	+3.3V Power for I/O.
91	IFRM	0	Frame reference signal output terminal for IEEE1394 link chip I/F.
92	IBCK	0	Enable signal output terminal for IEEE1394 link chip I/F.  Data transmission clock output terminal for IEEE1394 link chip I/F.
93	VSC		Ground for CORE.
95	TESTI	1	TEST input terminal. It fixed to "H" potential.
95	12011	<u> </u>	1201 mpac torriment to mode to 11 potential.

1		Pin Name	1/0	Functions
Sept   TESTO	96	TESTI	- 1	TEST input terminal. It fixed to "L" potential.
99   VDC	97	TESTI	lpu	TEST input terminal. It fixed to "H" potential.
TEST      TEST input terminal. It fixed to "L" potential.	98	TESTO	0	TEST output terminal. (open)
101   TEST        TEST input terminal. If fixed to "L" potential.	99	VDC	_	+2.5V Power for CORE.
102   TEST      TEST input terminal. It fixed to "1" potential.	100	TEST!	i	TEST input terminal. It fixed to "L" potential.
TEST      TEST input terminal. It fixed to "L" potential.	101	TESTI	1	TEST input terminal. It fixed to "L" potential.
TESTI	102	TESTI	ī	TEST input terminal. It fixed to "L" potential.
TESTI	103	TESTI	ı	TEST input terminal. It fixed to "L" potential.
100	104	TESTI	1	TEST input terminal. It fixed to "L" potential.
TEST	105	TESTI	-	TEST input terminal. It fixed to "L" potential.
TEST	106	VSIO	-	Ground for I/O.
109   TESTI	107	TESTI	1	TEST input terminal. It fixed to "L" potential.
110	108	TESTI	T	TEST input terminal. It fixed to "L" potential.
111	109	TESTI	. 1	TEST input terminal. It fixed to "L" potential.
112   WAD1	110	VDIO	-	+3.3V Power for I/O.
113 WAD2	111	WAD0	ı	External A/D data input terminal(LSB) for PSP physical disc mark detection.
114 WAD3	112	WAD1	· 1	External A/D data input terminal for PSP physical disc mark detection.
115	113	WAD2	1	External A/D data input terminal for PSP physical disc mark detection.
116	114	WAD3	1	External A/D data input terminal for PSP physical disc mark detection.
117 WAD4 I External A/D data input terminal for PSP physical disc mark detection.  118 WAD5 I External A/D data input terminal for PSP physical disc mark detection.  120 WAD7 I External A/D data input terminal for PSP physical disc mark detection.  121 VDC - +2.5V Powe for CORE.  122 TESTI I TEST input terminal. It fixed to "L" potential.  123 WCK I Operation clock for PSP physical disc mark detection.  124 WAV0D - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  125 WAV0D - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  126 WARFI Al Analog RF signal input terminal for PSP physical disc mark detection.  127 WAVRB Ai A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVss - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 DQ5 I/O SDRAM data input/output terminal.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  130 DQ1 I/O SDRAM data input/output terminal.  131 DQ2 I/O SDRAM data input/output terminal.  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ1 I/O SDRAM data input/output terminal.  135 DQ1 I/O SDRAM data input/output terminal.  136 DQ1 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  140 VSIO - Ground for I/O.  250 SDRAM data input/output terminal. (LSB)  261 GROUND - 4.3.3V Power for I/O.  261 GROUND - 4.3.3V Power for I/O.  262 GROUND - 4.3.3V Power for I/O.  263 DRAM.  264 DC1E CROUND - 4.3.3V Power for I/O.  265 DRAM.  266 DRAM.  267 DRAM.  268 DRAM.  268 DRAM.  268 DRA	115	VSIO	-	Ground for I/O.
118 WAD5 I External A/D data input terminal for PSP physical disc mark detection.  119 WAD6 I External A/D data input terminal for PSP physical disc mark detection.  120 WAD7 I External A/D data input terminal for PSP physical disc mark detection.  121 VDC - +2.5V Powe for CORE.  122 TESTI I TEST input terminal. It fixed to "L" potential.  123 WCK I Operation clock for PSP physical disc mark detection.  124 WAV00 - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  125 WAV00 - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  126 WARFI Al Analog RF signal input terminal for PSP physical disc mark detection.  127 WAVRB Ai A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVss - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - 43.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  130 DQ1 I/O SDRAM data input/output terminal.  131 DQ1 I/O SDRAM data input/output terminal.  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ1 I/O SDRAM data input/output terminal.  134 DQ1 I/O SDRAM data input/output terminal.  135 VDIO - Ground for I/O.  136 DQ1 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  149 DQ4 I/O SDRAM data input/output terminal.  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	116	VSC	-	Ground for CORE.
119 WAD6 I External A/D data input terminal for PSP physical disc mark detection.  120 WAD7 I External A/D data input terminal (MSB) for PSP physical disc mark detection.  121 VDC - +2.5V Powe for CORE.  122 TESTI I TEST input terminal. If fixed to "L" potential.  123 WCK I Operation clock for PSP physical disc mark detection.  124 WAVDD - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  125 WAVDD - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  126 WARFI Al Analog RF signal input terminal for PSP physical disc mark detection.  127 WAVRB Ai A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVss - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  130 DQC I/O SDRAM data input/output terminal.  131 DQC I/O SDRAM data input/output terminal.  132 DQC I/O SDRAM data input/output terminal.  133 DQC I/O SDRAM data input/output terminal.  134 DQC I/O SDRAM data input/output terminal.  135 VDIO - Ground for I/O.  136 DQC I/O SDRAM data input/output terminal.  137 DQC I/O SDRAM data input/output terminal.  138 DQC I/O SDRAM data input/output terminal.  139 DQO I/O SDRAM data input/output terminal.  140 VSIO - Ground for I/O.  141 DCLK O Clock enable output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	117	WAD4	ı	External A/D data input terminal for PSP physical disc mark detection.
120 WAD7 I External A/D data input terminal (MSB) for PSP physical disc mark detection.  121 VDC - +2.5V Powe for CORE.  122 TESTI I TEST input terminal. It fixed to "L" potential.  123 WCK I Operation clock for PSP physical disc mark detection.  124 WAVDD - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  125 WAVDD - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  126 WARFI AI Analog RF signal input terminal for PSP physical disc mark detection.  127 WAVRB AI A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVSs - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  140 VSIO - Ground for I/O.  141 DCLK O Clock enable output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Golomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	118	WAD5	1	External A/D data input terminal for PSP physical disc mark detection.
121 VDC - +2.5V Powe for CORE.  122 TESTI I TEST input terminal. It fixed to "L" potential.  123 WCK I Operation clock for PSP physical disc mark detection.  124 WAVDD - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  125 WAVDD - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  126 WARFI AI Analog RF signal input terminal for PSP physical disc mark detection.  127 WAVRB AI A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVSs - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground fer I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  130 DQ1 I/O SDRAM data input/output terminal.  131 DQ2 I/O SDRAM data input/output terminal.  132 DQ4 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 DQ1 I/O SDRAM data input/output terminal.  136 DQ1 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colonn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	119	WAD6	1	External A/D data input terminal for PSP physical disc mark detection.
122 TESTI I TEST input terminal. It fixed to "L" potential.  123 WCK I Operation clock for PSP physical disc mark detection.  124 WAVbb - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  125 WAVbb - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  126 WARFI Al Analog RF signal input terminal for PSP physical disc mark detection.  127 WAVRB Ai A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVss - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DG5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colonn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	120	WAD7	1	External A/D data input terminal(MSB) for PSP physical disc mark detection.
123 WCK	121	VDC	-	+2.5V Powe for CORE.
124 WAVDD - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  125 WAVDD - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  126 WARFI Ai Analog RF signal input terminal for PSP physical disc mark detection.  127 WAVRB Ai A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVSS - A/D Ground terminal for PSP physical disc mark detection.  129 WAVSS - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  140 DCLK O Clock enable output terminal for SDRAM.  141 DCLK O Clock enable output terminal for SDRAM.  142 XCAS O Colomn address strobe output terminal for SDRAM.  144 XCAS O Row address strobe output terminal for SDRAM.	122	TESTI	ı	TEST input terminal. It fixed to "L" potential.
125 WAVDD - +2.5V Power. A/D Power supply for PSP physical disc mark detection.  126 WARFI Ai Analog RF signal input terminal for PSP physical disc mark detection.  127 WAVRB Ai A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVSS - A/D Ground terminal for PSP physical disc mark detection.  129 WAVSS - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	123	wcĸ	1	Operation clock for PSP physical disc mark detection.
126 WARFI Ai Analog RF signal input terminal for PSP physical disc mark detection.  127 WAVRB Ai A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVss - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	124	WAVDD	-	+2.5V Power. A/D Power supply for PSP physical disc mark detection.
127 WAVRB Ai A/D bottom reference terminal for PSP physical disc mark detection.  128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVss - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	125	WAVDD	-	+2.5V Power. A/D Power supply for PSP physical disc mark detection.
128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVss - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	126	WARFI	Ai	Analog RF signal input terminal for PSP physical disc mark detection.
128 WAVss - A/D Ground terminal for PSP physical disc mark detection.  129 WAVss - A/D Ground terminal for PSP physical disc mark detection.  130 VSIO - Ground for I/O.  131 DQ7 I/O SDRAM data input/output terminal. (MSB)  132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.	127	WAVRB	Ai	A/D bottom reference terminal for PSP physical disc mark detection.
130    VSIO	128	WAVss	-	A/D Ground terminal for PSP physical disc mark detection.
131         DQ7         I/O         SDRAM data input/output terminal. (MSB)           132         DQ6         I/O         SDRAM data input/output terminal.           133         DQ5         I/O         SDRAM data input/output terminal.           134         DQ4         I/O         SDRAM data input/output terminal.           135         VDIO         -         +3.3V Power for I/O.           136         DQ3         I/O         SDRAM data input/output terminal.           137         DQ2         I/O         SDRAM data input/output terminal.           138         DQ1         I/O         SDRAM data input/output terminal.           139         DQ0         I/O         SDRAM data input/output terminal. (LSB)           140         VSIO         -         Ground for I/O.           141         DCLK         O         Clock output terminal for SDRAM.           142         DCKE         O         Clock enable output terminal for SDRAM.           143         XWE         O         Write enable output terminal for SDRAM.           144         XCAS         O         Colomn address strobe output terminal for SDRAM.           145         XRAS         O         Row address strobe output terminal for SDRAM.           146	129	WAVss	-	A/D Ground terminal for PSP physical disc mark detection.
132 DQ6 I/O SDRAM data input/output terminal.  133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	130	VSIO	-	Ground for I/O.
133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	131	DQ7	1/0	SDRAM data input/output terminal. (MSB)
133 DQ5 I/O SDRAM data input/output terminal.  134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.			1/0	SDRAM data input/output terminal.
134 DQ4 I/O SDRAM data input/output terminal.  135 VDIO - +3.3V Power for I/O.  136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	133	DQ5	I/O	SDRAM data input/output terminal.
136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	134	DQ4	1/0	
136 DQ3 I/O SDRAM data input/output terminal.  137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	135	VDIO		+3.3V Power for I/O.
137 DQ2 I/O SDRAM data input/output terminal.  138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	136	DQ3	1/0	
138 DQ1 I/O SDRAM data input/output terminal.  139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.			1/0	SDRAM data input/output terminal.
139 DQ0 I/O SDRAM data input/output terminal. (LSB)  140 VSIO - Ground for I/O.  141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	138	DQ1	1/0	SDRAM data input/output terminal.
141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	139		I/O	
141 DCLK O Clock output terminal for SDRAM.  142 DCKE O Clock enable output terminal for SDRAM.  143 XWE O Write enable output terminal for SDRAM.  144 XCAS O Colomn address strobe output terminal for SDRAM.  145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	140	VSIO	-	Ground for I/O.
143     XWE     O     Write enable output terminal for SDRAM.       144     XCAS     O     Colomn address strobe output terminal for SDRAM.       145     XRAS     O     Row address strobe output terminal for SDRAM.       146     VDIO     -     +3.3V Power for I/O.	141	DCLK	0	Clock output terminal for SDRAM.
144     XCAS     O     Colomn address strobe output terminal for SDRAM.       145     XRAS     O     Row address strobe output terminal for SDRAM.       146     VDIO     -     +3.3V Power for I/O.	142	DCKE	0	Clock enable output terminal for SDRAM.
145 XRAS O Row address strobe output terminal for SDRAM.  146 VDIO - +3.3V Power for I/O.	143	XWE	0	Write enable output terminal for SDRAM.
146 VDIO - +3.3V Power for I/O.	144	XCAS	0	Colomn address strobe output terminal for SDRAM.
	145	XRAS	0	Row address strobe output terminal for SDRAM.
147 TESTO O Output terminal for TEST. (open)	146	VDIO	-	+3.3V Power for I/O.
	147	TESTO	0	Output terminal for TEST. (open)


	Pin Name	1/0	Functions		
148	A11	0	Address output terminal for SDRAM. (MSB)		
149	A10	0	Address output terminal for SDRAM.		
150	VSC	-	Ground for CORE.		
151	A9	0	Address output terminal for SDRAM.		
152	A8	0	Address output terminal for SDRAM.		
153	VDC	-	+2.5V Power for CORE.		
154	A7	0	Address output terminal for SDRAM.		
155	A6	0	Address output terminal for SDRAM.		
156	A5	0	Address output terminal for SDRAM.		
157	A4	0	Address output terminal for SDRAM.		
158	VSIO	-	Ground for I/O.		
159	A3	0	Address output terminal for SDRAM.		
160	A2	Ö	Address output terminal for SDRAM.		
161	A1	0	Address output terminal for SDRAM.		
162	A0 .	0 -	Address output terminal for SDRAM. (LSB)		
163	VDIO	-	+3.3V Power for I/O.		
164	XSRQ	0	Output terminal of the Data Request signal inputted a front-end processor.		
165	XSHD	ı	Input terminal of the header Flag outputted from a front-end processor.		
166	SDCK	1	Input terminal of the data conveyance Clock outputted from a front-end processor.		
167	XASK	I	Input terminal of the data valid Flag outputted from a front-end processor.		
168	SDEF	I	Input terminal of the error Flag outputted from a front-end processor.		
169	SD0	ı	Input terminal of the stream Data outputted from a front-end processor.		
170	SD1	1	Input terminal of the stream Data outputted from a front-end processor.		
171	SD2	ı	Input terminal of the stream Data outputted from a front-end processor.		
172	SD3	- 1	Input terminal of the stream Data outputted from a front-end processor.		
173	SD4	ı	Input terminal of the stream Data outputted from a front-end processor.		
174	SD5	I	Input terminal of the stream Data outputted from a front-end processor.		
175	SD6	ı	Input terminal of the stream Data outputted from a front-end processor.		
176	SD7	I	Input terminal of the stream Data outputted from a front-end processor.		

Ipu: Pull-up input Ipd: Pull-down input Ai: Analog input

#### PM0033A (MA: IC504)



#### Pin Assignment



PIN DESCRIPTION

Pin Name   I/O/P   Attribute   Functional Description	PIN D	ESCRIPTION			
2		PIN Name	I/O/P	Attribute:	Functional Description
3   PLL_TEST   In LVTTL   Test purpose only (must be connected to ground)	1	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
4	2	CLKI	In	LVTTL	System clock input (27MHz)
6         VDD2         P         Digital positive supply voltage (+2.5V) for core           6         CLKO         Out         2mA         Clock output (27MHz)           7         PD0         Inout         LVTTL, leakage, 2mA         Pixel input/output port D (LSB)           8         PD1         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           9         PD2         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           10         PD3         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           11         PD4         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           12         GND         P         -         Digital ground for Pad Ring           13         VDD3         P         -         Positive supply voltage (+3.3V) for Pad Ring           15         PD6         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           16         PD7         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           17         PD8         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           18         PD9         Inout         LVTTL, leakage, 2mA         Pixel input/output port D<	3	PLL_TEST	In	LVTTL	Test purpose only (must be connected to ground)
6         CLKO         Out         2mA         Clock output (27MHz)           7         PDO         Inout         LVTTL, leakage, 2mA         Pixel input/output port D (LSB)           8         PD1         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           9         PD2         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           10         PD3         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           11         PD4         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           12         GND         P         Digital ground for Pad Ring           13         VDD3         P         Positive supply voltage (+3.3V) for Pad Ring           14         PD5         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           15         PD6         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           17         PD8         Inout         LVTTL, leakage, 2mA         Pixel input/output port D (MSB)           18         PD9         Inout         LVTTL, leakage, 2mA         Pixel input/output port D (MSB)           19         GND         P         Digital ground for Pad Ring           20	4	PLL_EN	In	LVTTL	PLL VCO enable
7 PD0 Inout LVTTL, leakage, 2mA Pixel input/output port D (LSB)  9 PD2 Inout LVTTL, leakage, 2mA Pixel input/output port D  10 PD3 Inout LVTTL, leakage, 2mA Pixel input/output port D  11 PD4 Inout LVTTL, leakage, 2mA Pixel input/output port D  12 GND P - Digital ground for Pad Ring  13 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring  14 PD5 Inout LVTTL, leakage, 2mA Pixel input/output port D  15 PD6 Inout LVTTL, leakage, 2mA Pixel input/output port D  16 PD7 Inout LVTTL, leakage, 2mA Pixel input/output port D  17 PD8 Inout LVTTL, leakage, 2mA Pixel input/output port D  18 PD9 Inout LVTTL, leakage, 2mA Pixel input/output port D  19 GND P - Digital ground for Pad Ring  20 GND P - Digital ground for Pad Ring  21 GND P - Digital ground for Pad Ring  22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring  23 NHS In Schmitt Active low horizontal sync  24 NVS In Schmitt Active low horizontal sync  25 PA0 In LVTTL Pixel input port A (LSB)  26 PA1 In LVTTL Pixel input port A  27 PA2 In LVTTL Pixel input port A  28 PA3 In LVTTL Pixel input port A  30 PA5 In LVTTL Pixel input port A  31 PA6 In LVTTL Pixel input port A  32 PA7 In LVTTL Pixel input port A  33 PA8 In LVTTL Pixel input port A  34 PA9 In LVTTL Pixel input port A  36 MA4 Out 2mA Address output port for SDRAM  37 MA5 Out 2mA Address output port for SDRAM  38 MA2 Out 2mA Address output port for SDRAM  39 GND P - Distal ground for Pad Ring  Distal ground for Pad Ring	5	VDD2	P	-	Digital positive supply voltage (+2.5V) for core
8 PD1 Inout LVTTL, leakage, 2mA Pixel input/output port D 9 PD2 Inout LVTTL, leakage, 2mA Pixel input/output port D 10 PD3 Inout LVTTL, leakage, 2mA Pixel input/output port D 11 PD4 Inout LVTTL, leakage, 2mA Pixel input/output port D 12 GND P - Digital ground for Pad Ring 13 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring 14 PD5 Inout LVTTL, leakage, 2mA Pixel input/output port D 15 PD6 Inout LVTTL, leakage, 2mA Pixel input/output port D 16 PD7 Inout LVTTL, leakage, 2mA Pixel input/output port D 17 PD8 Inout LVTTL, leakage, 2mA Pixel input/output port D 18 PD9 Inout LVTTL, leakage, 2mA Pixel input/output port D 19 GND P - Digital ground for Pad Ring 20 GND P - Digital ground for Pad Ring 21 GND P - Digital ground for Pad Ring 22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring 23 NHS In Schmitt Active low horizontal sync 24 NVS In Schmitt Active low horizontal sync 25 PA0 In LVTTL Pixel input port A (LSB) 26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA8 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Distital ground for Pad Ring	6	CLKO	Out	2mA	Clock output (27MHz)
9         PD2         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           10         PD3         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           11         PD4         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           12         GND         P         Digital ground for Pad Ring           13         VDD3         P         Positive supply voltage (+3.3V) for Pad Ring           14         PD5         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           15         PD6         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           16         PD7         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           17         PD8         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           18         PD9         Inout         LVTTL, leakage, 2mA         Pixel input/output port D (MSB)           19         GND         P         Digital ground for Pad Ring           20         GND         P         Digital ground for Pad Ring           21         GND         P         Digital ground for Pad Ring           22         VDD3         P         P	7	PD0	Inout	LVTTL, leakage, 2mA	Pixel input/output port D (LSB)
10	8	PD1	Inout	LVTTL, leakage, 2mA	Pixel input/output port D
111         PD4         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           12         GND         P         Digital ground for Pad Ring           13         VDD3         P         Positive supply voltage (+3.3V) for Pad Ring           14         PD5         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           15         PD6         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           16         PD7         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           17         PD8         Inout         LVTTL, leakage, 2mA         Pixel input/output port D           18         PD9         Inout         LVTTL, leakage, 2mA         Pixel input/output port D (MSB)           19         GND         P         Digital ground for Pad Ring           20         GND         P         Digital ground for Pad Ring           21         GND         P         Digital ground for core           22         VDD3         P         Positive supply voltage (+3.3V) for Pad Ring           23         NHS         In         Schmitt         Active low horizontal sync           24         NVS         In         Schmitt         Active low vertical sync <td>9</td> <td>PD2</td> <td>Inout</td> <td>LVTTL, leakage, 2mA</td> <td>Pixel input/output port D</td>	9	PD2	Inout	LVTTL, leakage, 2mA	Pixel input/output port D
12 GND P - Digital ground for Pad Ring	10	PD3	Inout	LVTTL, leakage, 2mA	Pixel input/output port D
13	11	PD4	Inout	LVTTL, leakage, 2mA	Pixel input/output port D
14 PD5 Inout LVTTL, leakage, 2mA Pixel input/output port D 15 PD6 Inout LVTTL, leakage, 2mA Pixel input/output port D 16 PD7 Inout LVTTL, leakage, 2mA Pixel input/output port D 17 PD8 Inout LVTTL, leakage, 2mA Pixel input/output port D 18 PD9 Inout LVTTL, leakage, 2mA Pixel input/output port D 18 PD9 Inout LVTTL, leakage, 2mA Pixel input/output port D (MSB) 19 GND P - Digital ground for Pad Ring 20 GND P - Digital ground for Pad Ring 21 GND P - Digital ground for core 22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring 23 NHS In Schmitt Active low horizontal sync 24 NVS In Schmitt Active low vertical sync 25 PA0 In LVTTL Pixel input port A (LSB) 26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	12	GND	Φ.	<b>-</b>	Digital ground for Pad Ring
15 PD6 Inout LVTTL, leakage, 2mA Pixel input/output port D 16 PD7 Inout LVTTL, leakage, 2mA Pixel input/output port D 17 PD8 Inout LVTTL, leakage, 2mA Pixel input/output port D 18 PD9 Inout LVTTL, leakage, 2mA Pixel input/output port D 18 PD9 Inout LVTTL, leakage, 2mA Pixel input/output port D (MSB) 19 GND P - Digital ground for Pad Ring 20 GND P - Digital ground for Pad Ring 21 GND P - Digital ground for core 22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring 23 NHS In Schmitt Active low horizontal sync 24 NVS In Schmitt Active low vertical sync 25 PA0 In LVTTL Pixel input port A (LSB) 26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	13	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
16 PD7 Inout LVTTL, leakage, 2mA Pixel input/output port D 17 PD8 Inout LVTTL, leakage, 2mA Pixel input/output port D 18 PD9 Inout LVTTL, leakage, 2mA Pixel input/output port D 19 GND P - Digital ground for Pad Ring 20 GND P - Digital ground for Pad Ring 21 GND P - Digital ground for core 22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring 23 NHS In Schmitt Active low horizontal sync 24 NVS In Schmitt Active low vertical sync 25 PA0 In LVTTL Pixel input port A (LSB) 26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P Disital ground for Pad Ring	14	PD5	Inout	LVTTL, leakage, 2mA	Pixel input/output port D
17       PD8       Inout       LVTTL, leakage, 2mA       Pixel input/output port D         18       PD9       Inout       LVTTL, leakage, 2mA       Pixel input/output port D (MSB)         19       GND       P       -       Digital ground for Pad Ring         20       GND       P       -       Digital ground for core         21       GND       P       -       Digital ground for core         22       VDD3       P       -       Positive supply voltage (+3.3V) for Pad Ring         23       NHS       In       Schmitt       Active low horizontal sync         24       NVS       In       Schmitt       Active low vertical sync         25       PA0       In       LVTTL       Pixel input port A (LSB)         26       PA1       In       LVTTL       Pixel input port A         27       PA2       In       LVTTL       Pixel input port A         28       PA3       In       LVTTL       Pixel input port A         29       PA4       In       LVTTL       Pixel input port A         30       PA5       In       LVTTL       Pixel input port A         31       PA6       In       LVTTL       Pixel input port A     <	15	PD6	Inout	LVTTL, leakage, 2mA	Pixel input/output port D
18 PD9 Inout LVTTL, leakage, 2mA Pixel input/output port D (MSB)  19 GND P - Digital ground for Pad Ring  20 GND P - Digital ground for Pad Ring  21 GND P - Digital ground for core  22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring  23 NHS In Schmitt Active low horizontal sync  24 NVS In Schmitt Active low vertical sync  25 PAO In LVTTL Pixel input port A (LSB)  26 PA1 In LVTTL Pixel input port A  27 PA2 In LVTTL Pixel input port A  28 PA3 In LVTTL Pixel input port A  29 PA4 In LVTTL Pixel input port A  30 PA5 In LVTTL Pixel input port A  31 PA6 In LVTTL Pixel input port A  32 PA7 In LVTTL Pixel input port A  33 PA8 In LVTTL Pixel input port A  34 PA9 In LVTTL Pixel input port A  35 MA4 Out 2mA Address output port for SDRAM  36 MA3 Out 2mA Address output port for SDRAM  37 MA5 Out 2mA Address output port for SDRAM  38 MA2 Out 2mA Address output port for SDRAM  39 GND P - Disital ground for Pad Ring	16	PD7	Inout	LVTTL, leakage, 2mA	Pixel input/output port D
19 GND P - Digital ground for Pad Ring 20 GND P - Digital ground for Pad Ring 21 GND P - Digital ground for core 22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring 23 NHS in Schmitt Active low horizontal sync 24 NVS in Schmitt Active low vertical sync 25 PA0 In LVTTL Pixel input port A (LSB) 26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	17	PD8	Inout	LVTTL, leakage, 2mA	Pixel input/output port D
20 GND P - Digital ground for Pad Ring 21 GND P - Digital ground for Pad Ring 22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring 23 NHS In Schmitt Active low horizontal sync 24 NVS In Schmitt Active low vertical sync 25 PA0 In LVTTL Pixel input port A (LSB) 26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	18	PD9	Inout	LVTTL, leakage, 2mA	Pixel input/output port D (MSB)
21 GND P - Digital ground for core 22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring 23 NHS In Schmitt Active low horizontal sync 24 NVS In Schmitt Active low vertical sync 25 PA0 In LVTTL Pixel input port A (LSB) 26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	19	GND	Р		Digital ground for Pad Ring
22 VDD3 P - Positive supply voltage (+3.3V) for Pad Ring 23 NHS In Schmitt Active low horizontal sync 24 NVS In Schmitt Active low vertical sync 25 PA0 In LVTTL Pixel input port A (LSB) 26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	20	GND	Р	-	Digital ground for Pad Ring
NHS	21	GND	Р	-	Digital ground for core
24         NVS         In         Schmitt         Active low vertical sync           25         PA0         In         LVTTL         Pixel input port A (LSB)           26         PA1         In         LVTTL         Pixel input port A           27         PA2         In         LVTTL         Pixel input port A           28         PA3         In         LVTTL         Pixel input port A           29         PA4         In         LVTTL         Pixel input port A           30         PA5         In         LVTTL         Pixel input port A           31         PA6         In         LVTTL         Pixel input port A           32         PA7         In         LVTTL         Pixel input port A           33         PA8         In         LVTTL         Pixel input port A           34         PA9         In         LVTTL         Pixel input port A           35         MA4         Out         2mA         Address output port for SDRAM           36         MA3         Out         2mA         Address output port for SDRAM           37         MA5         Out         2mA         Address output port for SDRAM           39         GND	22	VDD3	P	-	Positive supply voltage (+3.3V) for Pad Ring
25 PAO In LVTTL Pixel input port A (LSB) 26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	23	NHS	ln	Schmitt	Active low horizontal sync
26 PA1 In LVTTL Pixel input port A 27 PA2 In LVTTL Pixel input port A 28 PA3 In LVTTL Pixel input port A 29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	24	NVS	ln	Schmitt	Active low vertical sync
27PA2InLVTTLPixel input port A28PA3InLVTTLPixel input port A29PA4InLVTTLPixel input port A30PA5InLVTTLPixel input port A31PA6InLVTTLPixel input port A32PA7InLVTTLPixel input port A33PA8InLVTTLPixel input port A34PA9InLVTTLPixel input port A (MSB)35MA4Out2mAAddress output port for SDRAM36MA3Out2mAAddress output port for SDRAM37MA5Out2mAAddress output port for SDRAM38MA2Out2mAAddress output port for SDRAM39GNDP-Disital ground for Pad Ring	25	PA0	ln	LVTTL	Pixel input port A (LSB)
28PA3InLVTTLPixel input port A29PA4InLVTTLPixel input port A30PA5InLVTTLPixel input port A31PA6InLVTTLPixel input port A32PA7InLVTTLPixel input port A33PA8InLVTTLPixel input port A34PA9InLVTTLPixel input port A (MSB)35MA4Out2mAAddress output port for SDRAM36MA3Out2mAAddress output port for SDRAM37MA5Out2mAAddress output port for SDRAM38MA2Out2mAAddress output port for SDRAM39GNDP-Disital ground for Pad Ring	26	PA1	ln	LVTTL	Pixel input port A
29 PA4 In LVTTL Pixel input port A 30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A (MSB) 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	27	PA2	ln	LVTTL	Pixel input port A
30 PA5 In LVTTL Pixel input port A 31 PA6 In LVTTL Pixel input port A 32 PA7 In LVTTL Pixel input port A 33 PA8 In LVTTL Pixel input port A 34 PA9 In LVTTL Pixel input port A (MSB) 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	28	PA3	In	LVTTL	Pixel input port A
31 PA6 In LVTTL Pixel input port A  32 PA7 In LVTTL Pixel input port A  33 PA8 In LVTTL Pixel input port A  34 PA9 In LVTTL Pixel input port A (MSB)  35 MA4 Out 2mA Address output port for SDRAM  36 MA3 Out 2mA Address output port for SDRAM  37 MA5 Out 2mA Address output port for SDRAM  38 MA2 Out 2mA Address output port for SDRAM  39 GND P - Disital ground for Pad Ring	29	PA4	In	LVTTL	Pixel input port A
32 PA7 In LVTTL Pixel input port A  33 PA8 In LVTTL Pixel input port A  34 PA9 In LVTTL Pixel input port A (MSB)  35 MA4 Out 2mA Address output port for SDRAM  36 MA3 Out 2mA Address output port for SDRAM  37 MA5 Out 2mA Address output port for SDRAM  38 MA2 Out 2mA Address output port for SDRAM  39 GND P - Disital ground for Pad Ring	30	PA5	In	LVTTL	Pixel input port A
33 PA8 In LVTTL Pixel input port A  34 PA9 In LVTTL Pixel input port A (MSB)  35 MA4 Out 2mA Address output port for SDRAM  36 MA3 Out 2mA Address output port for SDRAM  37 MA5 Out 2mA Address output port for SDRAM  38 MA2 Out 2mA Address output port for SDRAM  39 GND P - Disital ground for Pad Ring	31	PA6	In	LVTTL	Pixel input port A
34 PA9 In LVTTL Pixel input port A (MSB) 35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	32	PA7	ln	LVTTL	Pixel input port A
35 MA4 Out 2mA Address output port for SDRAM 36 MA3 Out 2mA Address output port for SDRAM 37 MA5 Out 2mA Address output port for SDRAM 38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	33	PA8	ln	LVTTL	Pixel input port A
36     MA3     Out     2mA     Address output port for SDRAM       37     MA5     Out     2mA     Address output port for SDRAM       38     MA2     Out     2mA     Address output port for SDRAM       39     GND     P     -     Disital ground for Pad Ring	34	PA9	In	LVTTL	Pixel input port A (MSB)
37     MA5     Out     2mA     Address output port for SDRAM       38     MA2     Out     2mA     Address output port for SDRAM       39     GND     P     -     Disital ground for Pad Ring	35	MA4	Out	2mA	Address output port for SDRAM
38 MA2 Out 2mA Address output port for SDRAM 39 GND P - Disital ground for Pad Ring	36	МАЗ	Out	2mA	Address output port for SDRAM
39 GND P - Disital ground for Pad Ring	37	MA5	Out	2mA	Address output port for SDRAM
	38	MA2	Out	2mA	Address output port for SDRAM
40 VDD2 B	39	GND	Р	-	Disital ground for Pad Ring
40   VDD3   F   Positive supply voltage (+3.3V) for Pad Ring	40	VDD3	Р	Me	Positive supply voltage (+3.3V) for Pad Ring


Pin No.	PIN Name	I/O/P	Attribute	Functional Description
41	VDD2	Р	-	Digital positive supply voltage (+2.5V) for core
42	MA6	Out	2mA	Address output port for SDRAM
43	MA1	Out	2mA	Address output port for SDRAM
44	MA7	Out	2mA	Address output port for SDRAM
45	MAO	Out	2mA	Address output port for SDRAM (LSB)
46	MA8	Out	2mA	Address output port for SDRAM
47	MA10	Out	2mA	Address output port for SDRAM
48	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
49	MA9	Out	2mA	Address output port for SDRAM
50	MA11	Out	2mA	Address output port for SDRAM (MSB)
51	GND	Р	P4	Digital ground for Pad Ring
52	RAS	Out	2mA	Row Address Strobe command output port for SDRAM
53	MCLK	Out	4mA	Clock output port for SDRAM (54MHz)
54	CAS	Out	2mA	Column Address Strobe command output port for SDRAM
55	WE	Out	2mA	Write Enable output port for SDRAM
56	VDD3	P		Positive supply voltage (+3.3V) for Pad Ring
57	MD8	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
58	MD7	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
59	MD9	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
60	PDOEN	In	LVTTL	Input/Output control pin for pixel port D (L: Input, H: Output)
61	GND	Р		Digital ground for Pad Ring
62	GND	Р	-	Digital ground for core
63	MD6	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
64	MD10	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
65	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
66	MD5	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
67	MD11	inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
68	MD4	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
69	MD12	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
70	MD3	inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
71	MD13	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
72	GND	Р	#	Digital ground for Pad Ring
73	VDD3	Р	<b>-</b> .	Positive supply voltage (+3.3V) for Pad Ring
74	MD2	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
75	MD14	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
76	MD1	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
77	MD15	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
78	MD0	inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM (LSB)
79	VDD2	Р		Digital positive supply voltage (+2.5V) for core
80	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
81	VDD3	Р		Positive supply voltage (+3.3V) for Pad Ring
82	GND	Р	-	Digital ground for Pad Ring
83	MD16	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM

Pin No.	PIN Name	1/O/P	Attribute	Functional Description
84	MD17 .	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
85	MD18	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM
86	MD19	Inout	LVTTL, 2mA, Pullup	Data input/output port for SDRAM (MSB)
87	GND	Р	-	Digital ground for core
88	AGND	Р	-	Analog ground for DA Converter
89	DAO_Y	Out		Y analog video output
90	AVDD2	Р	₩	Positive supply voltage (+2.5V) for DA Converter
91	DAO_Cb	Out	-	Cb analog video output
92	AGND	Ρ	-	Analog ground for DA Converter
93	DAO_Cr	Out	-	Cr analog video output
94	AVDD2	Р	-	Positive supply voltage (+2.5V) for DA Converter
95	VREF	ln	-	Reference voltage input for DAC
	FOAR			Current source for full scale adjustment of DAC
96	FSADJ	Inout	-	(must be connected to analog ground over resister)
97	AVDD2	Р	-	Positive supply voltage (+2.5V) for DA Converter
	V0	<u> </u>		Compensation pin for gate voltage of DAC current cells
98	VG	Out	-	(must be connected to ACDD2 over capacitor)
99	AGND	Р	-	Analog ground for DA Converter
100	GND	Р	-	Digital ground for core
101	GND	Р	-	Digital ground for Pad Ring
102	GND	Р		Digital ground for Pad Ring
103	GND	Р	-	Digital ground for core
104	CLMP	Out	2mA	Clamp pulse output
105	TEST0	In	LVTTL	Test purpose only(must be connected to ground)
106	TEST1	In	LVTTL	Test purpose only(must be connected to ground)
107	TEST2	In	LVTTL	Test purpose only(must be connected to ground)
108	TEST3	In	LVTTL	Test purpose only(must be connected to ground)
109	TEST4	. In	LVTTL	Test purpose only(must be connected to ground)
110	SPR0	Out	2mA	Multi-purpose parallel output converted from serial data through MPU interface(LSB)
111	SPR1	Out	2mA	Multi-purpose parallel output converted from serial data through MPU interface
112	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
113	SPR2	Out	2mA	Multi-purpose parallel output converted from serial data through MPU interface
114	SPR3	Out	2mA	Multi-purpose parallel output converted from serial data through MPU interface
115	SPR4	Out	2mA	Multi-purpose parallel output converted from serial data through MPU interface
116	SPR5	Out	2mA	Multi-purpose parallel output converted from serial data through MPU interface
117	GND	Р		Digital ground for Pad Ring
118	SPR6	Out	2mA	Multi-purpose parallel output converted from serial data through MPU interface

Pin No.	PIN Name	I/O/P	Attribute	Functional Description
119	SPR7	Out	2mA	Multi-purpose parallel output converted from serial data through MPU interface(MSB)
120	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
121	VDD2	Р	-	Disital positive supply voltage (+2.5V) for core
122	GND	Р	-	Digital ground for Pad Ring
123	PB0	Inout	LVTTL, leakage, 2mA	Pixel input/output port B (LSB)
124	PB1	Inout	LVTTL, leakage, 2mA	Pixel input/output port B
125	PB2	Inout	LVTTL, leakage, 2mA	Pixel input/output port B
126	PB3	Inout	LVTTL, leakage, 2mA	Pixel input/output port B
127	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
128	PB4	Inout	LVTTL, leakage, 2mA	Pixel input/output port B
129	PB5	Inout	LVTTL, leakage, 2mA	Pixel input/output port B
130	GND	Р	-	Digital ground for Pad Ring
131	PB6	Inout	LVTTL, leakage, 2mA	Pixel input/output port B
132	PB7	Inout	LVTTL, leakage, 2mA	Pixel input/output port B
133	PB8	Inout	LVTTL, leakage, 2mA	Pixel input/output port B
134	PB9	Inout	LVTTL, leakage, 2mA	Pixel input/output port B (MSB)
135	PBOEN	In	LVTTL	Input/Output control pin for pixel port B (L: Input, H: Output)
136	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
137	PC0	Out	2mA	Pixel input/output port C (LSB)
138	PC1	Out	2mA	Pixel input/output port C
139	PC2	Out	2mA	Pixel input/output port C
140	PC3	Out	2mA	Pixel input/output port C
141	GND	Р	-	Digital ground for Pad Ring
142	GND	Р	-	Digital ground for core
143	PC4	Out	2mA	Pixel input/output port C
144	PC5	Out	2mA	Pixel input/output port C
145	VDD3	Р	-	Positive supply voltage (+3.3V) for Pad Ring
146	PC6	Out	2mA	Pixel input/output port C
147	PC7	Out	2mA	Pixel input/output port C
148	PC8	Out	2mA	Pixel input/output port C
149	PC9	Out	2mA	Pixel input/output port C (MSB)
150	GND	P	-	Digital ground for Pad Ring
151	CSB	In	Schmitt	Chip select input of MPU serial interface
152	SDA	ln	Schmitt	Data input of MPU serial interface
153	SCL	ln	Schmitt	Clock input of MPU serial interface
154	SRN	In	Schmitt	System reset input (negative)
155	CKIPOL	ln	LVTTL	Internal clock polarity control input
156	PLL_VDD	Р	<b>-</b> .	Disital positive supply voltage (+2.5V) for PLL
157	CPOUT	Out	Analog	PLL charge pump output (must be connected to PLL external loop filter)
158	VCOIN	ln	Analog	Input pin connected to PLL external loop filter
159	PLL_GND	Р		Ground for PLL
160	VDD3	Р	_	Positive supply voltage (+3.3V) for Pad Ring

#### M30620FCNGP (AD: IC402)

#### PIN CONFIGURATION (top view)



Note: P70 and P71 are N channel open-drain output pin.


PIN Description

LIN Des	scription	NOTIC:		
PIN No		FUNCTION PIN NAME SYMBOL I/O		DESCRIPTION
		-		+3.3V' POWER ON/OFF CONTROL SIGNAL FOR DSP / H=ON , L=OFF
1	TB4IN	+3.3V_ON/OFF	0	VFD CONTROL SIGNAL(CS) / H=NEGATE , L=ASSERT
2	P93	V-CS	0	
3	SOUT3	V-DATA	0	VFD CONTROL SIGNAL (DATA)  LED ON/OFF CONTROL SIGNAL FOR DVI / H=LED ON, L=LED OFF
4	SIN3	DVI	0	
5	CLK3	A-CFK	0	VFD CONTROL SIGNAL(CLK)
6	BYTE	SFL	1	EXT DATA BUS WIDTH SELECT  MODE SELECT SIGNAL / H=SINGLE CHIP MODE , L=MICRO PROSECER MODE
7	CNVss	CNVss	1	
8	P87	NCS_1394	0	1394 CONTROL SIGNAL(CS) / H=NEGATE , L=ASSERT
9	P86	48_96	0	AUDIO STATUS SELECT SIGNAL1
10	RESET-	RESET	1	RESET INPUT/ H=NEGATE , L=ASSERT *RESET IC OUT = OPEN DRAIN
11	XOUT	CLOCK OUT	0	X'TAL CONNECTION
12	VSS	GND		GND
13	XIN	CLOCK IN		X'TAL CONNECTION
14	VCC	VCC	1	vcc
15	NMI	- '	1	NON-MASKABLE INTERRUPT SIGNAL
16	INT2-	OP_CS		BE CONTROL SIGNAL(CS) / H=NEGATE , L=ASSERT
17	INT1-	W.REM	1	WIRED REMOTE INPUT
18	INTO-	REMO	1	REMOTE INPUT
19	P81		0	NOTUSED
20	TA4OUT	OPN_DRV	0	TRAY CONTROL SIGNAL1
21	P77		0	NOT USED
.22	TA3OUT	CLS_DRV	0	TRAY CONTROL SIGNAL2
23	TA2IN	DFRESET	1.	INTERRUPT INPUT FOR BE / H=NEGATE , L=ASSERT
24	P74	+1.8V_ON/OFF	0	+1.8V POWER CONTROL SIGNAL FOR DSP / H=ON , L=OFF
25	RTS2-	PANEL_REQ	0	BE CONTROL SIGNAL(REQ) / H=ASSERT , L=NEGATE
26	CLK2	OP_CLK	1	BE CONTROL SIGNAL(CLK)
27	RXD2	OP_DI	1	BE CONTROL SIGNAL(DI)
28	TXD2	OP_DO	0	BE CONTROL SIGNAL(DO)
29	TXD1	TXD232	0	TXD
30	RXD1	RXD232	1	RXD
31	CLK1	CLK1	1	CLOCK MODE SELECT
32	RTS1	1394_RST	0	RESET OUTPUT FOR 1394 / H=NEGATE , L=ASSERT
33	TXD0	TXD1394	0	1394 CONTROL SIGNAL(DO)
34	RXD0	RXD1394		1394 CONTROL SIGNAL(DI)
35	CLKO	CLK1394	0	1394 CONTROL SIGNAL(CLK)
36	P60	SEL 1394	0	AUDIO STATUS SELECT SIGNAL2
37	P57	EXTMIXIN	0	AUDIO STATUS SELECT SIGNAL3
38	P56	192_OTHER	0	AUDIO STATUS SELECT SIGNAL4
39	FRASH_EPM	FRASH EPM	1	INTERNAL FLASH CONTROL SIGNAL1 / H=NOMAL , L=BOOT
40	P54	D.L.ON	0	AUDIO STATUS SELECT SIGNAL5
	P54 P53		0	AUDIO STATUS SELECT SIGNALS
41		DSD_SEL	1	VIDEO STATUS SELECT SIGNAL
42	P52	FILM_ON		MUTE CONTROL SIGNAL / H=MUTE ON , L=MUTE OFF
43	P51	EMUTE	0	INTERNAL FLASH CONTROL SIGNAL1 / H=BOOT , L=NOMAL
44	FRASH_HCE	FRASH_HCE	1	
45	P47	DIR_CLK	0	DIR CONTROL SIGNAL (CLK)
46	P46	DIR_DI		DIR CONTROL SIGNAL (DI)
47	P45	DIR_DO	0	DIR CONTROL SIGNAL (DO)
48	P44	DIR_CS	0	DIR CONTROL SIGNAL(CS)
49	P43	ERROR		ERROR DETECT SIGNAL
50	P42	CFLUG	1	CH STATUS DETECT SIGNAL

``	FU	INCTION		DECORPORTION					
PIN No	PIN NAME	SYMBOL	1/0	DESCRIPTION					
51	P41	EXT_INT	0	AUDIO STATUS SELECT SIGNAL7					
52	P40	LFE_CONT	0	AUDIO STATUS SELECT SIGNAL8					
53	P37	FLUG0A/HCS1	0	DSP1 CONTROL SIGNAL(W/R)					
54	P36	FLUG0B/HCS2	0	DSP2 CONTROL SIGNAL(W/R)					
55	P35	FLUG1A	1	DSP1 CONTROL SIGNAL(ACK)					
56	P34	FLUG1B	ī	DSP2 CONTROL SIGNAL(ACK)					
57	P33	FLUG2A	I	DSP1 CONTROL SIGNAL(BUSY)					
58	P32	FLUG2B	I	DSP2 CONTROL SIGNAL(BUSY)					
59	P31	IRQ_B1	0	DSP1 CONTROL SIGNAL(REQ)					
60	VCC	POWER INPUT	ı	vcc					
61	P30	IRQ_B2	0	DSP2 CONTROL SIGNAL(REQ)					
62	VSS	POWER INPUT	1	GND					
63	P27	1/08	1/0	DATA BUS FOR DSP					
64	P26	1/07	1/0	DATA BUS FOR DSP					
65	P25	1/06	1/0	DATA BUS FOR DSP					
66	P24	1/05	I/O	DATA BUS FOR DSP					
67	P23	1/04	1/0	DATA BUS FOR DSP					
68	P22	1/03	1/0	DATA BUS FOR DSP					
69	P21	1/02	-	DATA BUS FOR DSP					
70	P20	1/01	1/0	DATA BUS FOR DSP					
-71	P17	FLUG3A	0	DSP1 CONTROL SIGNAL(BOOT)					
72	P16	FLUG3B	0	DSP2 CONTROL SIGNAL(BOOT)					
73	INT3	INT_1394	0	1394 CONTROL SIGNAL(INT)					
74	P14	DSP_RST1	0	RESET OUTPUT FOR DSP1 / H=NEGATE , L=ASSERT					
75	P13	DSP_RST2	0	RESET OUTPUT FOR DSP2 / H=NEGATE , L=ASSERT					
76	P12	DSPOSCON	0	DSP1,2 OSC CONTROL SIGNAL / H=ON , L=OFF					
77	P11	ROM_RST1	0	RESET OUTPUT FOR DSP ROM1 / H=NEGATE , L=ASSERT					
78	P10	ROM_RST2	0	RESET OUTPUT FOR DSP ROM2 / H=NEGATE , L=ASSERT					
79	P07	PLL_RST	0	RESET OUTPUT FOR PLL_IC / H=NEGATE , L=ASSERT					
80	P06	PDET	ı	POWER DETECT SIGNAL / H=ON , L=OFF					
81	P05	RST	0	RESET OUTPUT FOR PERIPHERAL DEVICE / H=NEGATE , L=ASSERT					
82	P04	BE_ON	1	BE STATUS DETECT SIGNAL / H=ACTIVE , L=STANBY					
83	P03	1394_ON/OFF	0	+3.3V' POWER ON/OFF CONTROL SIGNAL FOR 1394 / H=ON , L=OFF					
84	P02		ė	NOT USED.					
85	P01	CL_SW	1	CLOSE_SW DETECT SIGNAL / H=NOT CLOSE , L=CLOSE					
86	P00	OP_SW	1	OPEN_SW DETECT SIGNAL / H=NOT OPEN , L=OPEN					
87	E4107		0	NOT USED					
88	P106	ON/ST	0	POWER ON/OFF CONTROL SIGNAL / H=POWER_ON , L=STANBY					
89	AN5	JOGA	1	JOG DETECT SIGNAL1					
90	AN4	JOGB	ı	JOG DETECT SIGNAL2					
91	AN3	REG	ı	REGION DETECT SIGNAL					
92	AN2	KEY21	ı	KEY SCAN INPUT2					
93	AN1	KEY11	i	KEY SCAN INPUT1					
94	AVSS	ANA POWER	1	VCC					
95	ANO	KEY01	1	KEY SCAN INPUTO					
96	VREF	REFERENCE	Ī	VCC					
97	AVCC	ANA POWER	1	GND					
98	SIN4	TDO	one full committee on the d	NOT USED					
99	SOUT4	TDI	CONTRACTOR AND ADDRESS OF THE PARTY OF THE P	NOT USED.					
100	CLK4	тск		NOT USED					
			Table Street Street Street						

## 64M SDRAM (DS: IC806,906)

#### W986432DH `




#### **W986432DH Terminal Function**

Pin No.	Pin Name	Function
25~27, 60~66, 24	A0-A10	Address for row and column
22, 23	BS0, BS1	Bank Select to activate during row address latch time
2, 4, 5, 7, 8, 10, 11, 13, 31, 33, 34, 36, 37, 39, 40, 42, 45, 47, 48, 50, 51, 53, 54, 56, 74, 76, 77, 79, 80, 82, 83, 85	DQ0-DQ31	Data Input / Output pins for data
20	cs	Chip Selec to disable or enable the command decoder
19	RAS	Row Address Strobe
18	CAS	Column Address Strobe
17	WE	Write Enable
16, 28, 59, 71	DQM0-DQM3	Input / Out put Mask
68	CLK	Clock Inputs
67	CKE	Clock Enable
1, 15, 29, 43	Vcc	Power (+3.3V)
44, 58, 72, 86	Vss	Ground
3, 9, 35, 41, 49, 55, 75, 81	VccQ	Power (+3.3V) for I/O Buffer
6, 12, 32, 38, 46, 52, 78, 84	VssQ	Ground for I/O Buffer
14, 21, 30, 57, 69, 70, 73	NC	No Connection

#### K4S643232E (MA: IC701,VI: IC733)








#### **PIN FUNCTION DESCRIPTION**

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
<del>CS</del>	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM.
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle.  CKE should be enabled at least one cycle prior to new command.  Disables input buffers for power down mode.
A0 ~ A10	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA7
BA0,1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge.  Latches data in starting from CAS, WE active.
DQM0 ~ 3	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 31	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC	No Connection	This pin is recommended to be left No connection on the device.


### ML9207-03GP (AD: IC102)



#### ML9207-03GP Terminal Function

Pin No.	Pin Name	1/0	Function
3~37	SEG1~35	0	FL display anode drive output pin
39~62	COM1~24	0	FL display grid drive output pin
1,2, 79, 80	AD1~4	0	FL display anode drive output pin
72~75	P1~4	0	General port output pin
71	VDD		Von CND: Power cumply for locis block
38, 78	VDISP1~2		VDD-GND: Power supply for logic block  VDISP-VFL: Power supply for FL display drive
64	GND		For VDD and VDISP, apply from same power source
63, 76	VFL1~2		For VDD and VDISP, apply from same power source
70	DA	1	Serial data input pin (positive logic)
69	CP	1	Shift clock input pin
68	ĊŠ	1	Chip select input pin
67	RESET	1	Reset input pin
65	OSC0	1	Div for self-secillation
66	OSC1	0	Pin for self-oscillation

### ADV7310 (VI: IC601,701)



#### **ADV7310 Terminal Function**

Pin No.	Pin Name	1/0	Function
1	VDD_IO	Р	Digital power supply.
2~9, 12, 13	Y9-0	1.	10-Bit Progressive scan/ HDTV input port for Y data.
10, 56	VDD	P	Digital power supply.
11, 57	DGND	G	Digital Ground
14~18, 26~30	C9-0	1	10-Bit Progressive scan/ HDTV input port for CrCb color data in 4:2:2 input mode.
19	SPI/I2C	1	When this input pin is brought low, the ADV7300 interfaces over the SPI port and uses this input as part of the 4 wire SPI interface. When this input pin is tied high [VDD_IO], the ADV7300 interfaces over the I2C port.
20	ALSB_SO	1/0	Multifunctional pin.
21	SDA_CLKSP	1/0	Multifunctional pin.
22	SCLK_SI	ı	Multifunctional input.
23	P_HSYNC	ı	Video Horizontal Sync Control Signal for HD sync in simultaneous SD/HD mode and HD only mode.
24	P_VSYNC	ı	Video Vertical Sync Control Signal for HD sync in simultaneous SD/HD mode and HD only mode.
25	P_BLANK	- 1	Video Blanking Control Signal for HD sync in simultaneous SD/HD mode and HD only mode.
31	RTC_SCR_TR	1	Multifunctional input.
32	CLKIN_A	I	Pixel Clock Input for HD only or SD only modes.
33	RESET	1	This input resets the on-chip timing generator and sets the ADV7300 into Default Register setting. Reset is an active low signal.
34	EXT_LF	1	External Loop filter for the internal PLL.
35, 47	RSET1,2	I	A1520 Ohms resistor must be connected from this pin to AGND and is used to control the amplitudes of the DAC outputs.
36,45	COMP	0	Compensation Pin for DACs.
37	DAC F	0	In SD only mode: Chroma/RED/V analog output. In HD only mode and simultaneus HD/SD: Pb/ BLUE (HD) analog output.
38	DAC E	0	In SD only mode: Luma/BLUE/U analog output. In HD only mode and simultaneus HD/SD: Pr/ RED (HD) analog output.
39	DAC D	0	In SD only mode: CVBS/GREEN/Y analog output. In HD only mode and simultaneus HD/SD:Y/ GREEN (HD) analog output.
40	AGND	G	Analog Ground
41	VAA	Р	Analog power supply.
42	DAC C	0	Chroma/ RED/ V SD analog output.
43	DAC B	0	Luma/ BLUE/ U SD analog output.
44	DAC A	0	CVBS/ GREEN/Y SD analog output.
46	VREF	1/0	Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235V).
48	S_BLANK	I/O	Video Blanking Control Signal for SD.
49	S_VSYNC	1/0	Video Vertical Sync Control Signal for SD.
50	S_HSYNC	1/0	Video Horizontal Control Signal for SD.
51~55, 58~62	S9-S0	ı	10-Bit Standard Definition input port. Or Progressive Scan/ HDTV input port for Cr [Red/V] color data in 4:4:4 input mode.
63	CLKIN_B	ı	Pixel Clock Input.
64	GND_IO	G	Digital Ground

Sil 170B (VI: IC504)

# Pin Diagram

			32 AGND	31 TX2+	30 TX2-	29 AVCC	28 TX1+	27 TX1-	26 ☐ AGND	25 TX0+	24 TX0-	23 ☐ AVCC	22 TXC+	21 TXC-	20 AGND	19 EXT_SWING	18 PVCC1	17 PGND1			
		□ 33		.,	.,	. **	.,	•		.,		.4	.,4		.4	_	_	_	16	GND	
ESE	RVED	□ 34																	15 🔲	SCLS	
	GND	35	i																14	SDAS	
	D23	<b>36</b>																	13 🔲	ISEL/RST	#
	D22	<b>3</b> 7																	12	vcc	
	D21	38																	11	MSEN	
	D20	<b>3</b> 9						_			_								10	PD#	
	D19	<b>4</b> 0						S	Ш	1	7	O E	3						9 🔲	HTPLG	
	D18	<b>41</b>							64-	Pin	LQ	FΡ							8 🔲	NC	
	D17	42									Viev								7 🗆	NC	
	D16	<b>4</b> 3																	6 🔲	CTL3	
	D15	<b>4</b> 4																٠.	5 🔲	VSYNC	
	D14	<b>45</b>																	4 🖂	HSYNC	
	D13	<b>46</b>																	3 🗆	VREF	
	D12	□ 47																		DE	
PC	SND2	<u></u> 48	•		_	٥.		マナ	10			m	_	_	_	01	_ (	-	_	vcc	
		-	9	28	]51	] 52	]	72	58	] 56	]57	88	] 59	9	]	] 62	8	4	۔		
			72	M1	<b>1</b> 06	8	U 80	<u>]</u>	<u>]</u>	Ų	ب ڻ	路	2	8		2 -	8				
			PVCC2	Δ	Ò	ш.				Š	± DCK+		-	ш	ш		u	GND			
			-								_										

Pin Diagram

# **Pin Descriptions**

# Input Pins

Pin Name	Pin#	Type	Description
D23-D12	See Pin Diagram	ln	Upper 12 bits of 24-bit pixel bus. Mode controlled by configuration register bit: When BSEL = HIGH, this bus inputs the top half of the 24-bit pixel bus. When BSEL = LOW, these bits are not used to input pixel data.
D11-D0	See Pin Diagram	In	Bottom half of 24-bit pixel bus / 12-bit pixel bus input. Mode controlled by configuration register bit:  When BSEL = HIGH, this bus inputs the bottom half of the 24-bit pixel bus.  When BSEL = LOW, this bus inputs ½ a pixel (12-bits) at every latch edge (both falling and/or rising) of the clock.
IDCK+	57	In	Input Data Clock +. This clock is used for all input modes.
IDCK-	56	ln	Input Data Clock –. This clock is only used in 12-bit mode when dual edge clocking is turned off (DSEL = LOW). It is used to provide the ODD latching edges for multi-phased clocking. If (BSEL = HIGH) or (DSEL = HIGH) this pin is unused and should be tied to GND.
DE	2	ln	Data enable. This signal is high when input pixel data is valid to the transmitter and low otherwise.
HSYNC	4	ln	Horizontal Sync input control signal.
VSYNC	- 5	ln	Vertical Sync input control signal.

## Input Voltage Reference Pin

Pin Name	Pin#	Type	Description
VREF	3	Analog	Must be tied to 3.3V.
		ln	

# Power Management Pin

Pin Name	Pin#	Type	Description
PD#	10	ln	Power Down (active LOW). A HIGH level (3.3V) indicates normal operation and a LOW level (GND) indicates power down mode.
		-	

# **Differential Signal Data Pins**

Pin Name	Pin#	Type	Description
TX0+	25	Analog	TMDS Low Voltage Differential Signal output data pairs.
TX0-	24	Analog	These pins are tri-stated when PD# is asserted.
TX1+	28	Analog	·
TX1-	27	Analog	
TX2+	31	Analog	
TX2-	30	Analog	
TXC+	22	Analog	TMDS Low Voltage Differential Signal output clock pairs.
TXC-	21	Analog	These pins are tri-stated when PD# is asserted.
EXT_SWING	19	Analog	Voltage Swing Adjust. A resistor should tie this pin to AVCC. This resistor determines the amplitude of the voltage swing. A 510 ohm resistor is recommended for remote display applications. For notebook computers, 680 ohm is recommended.

# Configuration/Programming Pins

Pin Name	Pin#	Type	Description
MSEN	11	Out	Monitor Sense. This pin is an open collector output. The output is programmable through the I <sup>2</sup> C interface (see I <sup>2</sup> C register definitions). An external 5K pull-up resistor is required on this pin.
RESERVED	34	ln	This pin is reserved.
NC	7,8	NC	These pins are not electrically connected inside the package.

# **Control Pins**


These control pins allow configuration of the transmitter through the slave I<sup>2</sup>C port, which is required by HDCP.

Pin Name	Pin#	Type	Description	
ISEL/RST#	13	ln	I <sup>2</sup> C Interface Select. If HIGH, then the I <sup>2</sup> C interface is active.	
SCLS	15	ln	DDC I <sup>2</sup> C Clock.	
SDAS	14	In/Out	DDC I <sup>2</sup> C Data.	
CTL3	6	ln	External CTL3.	
HTPLG	. 9		Monitor Charge Input. This pin is used to connect to the DVI Hot Plug pin to detect the presence of an attached monitor.	


# **Power and Ground Pins**

Pin Name	Pin#	Туре	Description
VCC	1,12,33	Power	Digital VCC. Connect to 3.3V supply.
GND	16,35,64	Ground	Digital GND.
AVCC	23,29	Power	Analog VCC. Connect to 3.3V supply.
AGND	20,26,32	Ground	Analog GND.
PVCC1	18	Power	Primary PLL Analog VCC. Connect to regulated 3.3V supply.
PVCC2	49	Power	Filter PLL Analog VCC. Connect to regulated 3.3V supply.
PGND1	17	Ground	PLL Analog GND.
PGND2	48	Ground	PLL Analog GND.


#### TSB41AB2 (IE: IC111))




#### block diagram



# CXD1881AR (MA: IC502)





#### **Terminal Function**

# **Power Supply Pins**

Name	1/0	Function			
VPA	-	Power for RF and serial port			
VPB	-	Power for servo			
VNA	-	GND for RF and serial port			
VNB	-	GND for servo			
V33	-	Power for output buffer			
V25	-	Reference Power for servo output			

# Input Pins

Name	1/0	Function	
DVDRFP,DVDRFN	1	RF signal input	
RFSIN	1	RF signal input	
AIP,AIN	1	AGC amp. input	
DIP,DIN	1	Analog input for RF single buffer	
A,B,C,D	1	Photo detector interface input	
A2,B2,C2,D2	1	Photo detector interface input	
CD_A,B,C,D	1	CD photo detector interface input	
CD_E,F	I	CD photo detector interface input	
MIN	1	RF signal input for mirror	
DVDPD		APC input	
CDPD	1	APC input	
LDON	1	APC input ON/OFF (L:Open)	
	1	Link signal input (L:Open)	
LINK	0	Mirror monitor output	

# **Output Pins**

Name	I/O	Function
ATOP,ATON	0	Differential attenuator output
FNP,FNN	0	Differential normal output
RFAC	0	Single end normal output
RFDC	0	RF signal output
FE	0	Focus error signal output
TE	0	Tracking error signal output
CE	0	Center error signal output
MEVO	0	RFDDC bottom envelope output
DFT	0	Defect output
MIRR	0	Mirror detected output
Pl	0	Pull-in signal output
DVDLD	0	APC output
CDLD	0	APC output
MNTR	0	Monitor output


# **Analog Pins**

Name	1/0	Function	
BYP	-	RF AGC integration capacitor connecting terminal	
СР	_	Differential phase tracking LPF terminal	
CN	-	Differential phase tracking LPF terminal	
LCP	-	Lens shift offset cancel LPF terminal	
LCN	-	Lens shift offset cancel LPF terminal	
MP	-	MIRR top hold terminal	
МВ	-	MIRR bottom hold terminal	
MEV	-	RFDC bottom envelope terminal	
MLPF	-	Mirror LPF terminal	
TPH	-	PI top hold terminal	
VC	-	Reference voltage output	
V125	-	Reference voltage output	
RX	-	Reference resistor input	

# Serial Port Pins

Name	I/O	Function	
SDEN	ı	Serial data enable	
SDATA	I/O	Serial data	
SCLK	1	Serial clock	


#### W986416DH (MA: IC114)



#### W986416DH Terminal Function

Pin No.	Pin Name	Function	Description
1, 14, 27	Vcc	Power (+3.3V)	Power for input buffers and logic circuit inside DRAM.
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	DQ0-DQ15	Data Input/Output	Multiplexed pins for data output and input.
3, 9, 43, 49	VccQ	Power (+3.3V) for I/O buffer	
6, 12, 46, 52	VssQ	Ground for I/O buffer	Separated ground from VSS, to improve DQ noise immunity.
16	WE	Write Enable	Referred to RAS.
17	CAS	Column Address Strobe	Referred to RAS.
18	RAS	Row Address Strobe	Command input. When sampled at the rising edge of the clock RAS, CAS and WE define the operation to be executed.
19	cs	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
20, 21	BS0, BS1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during address latch time.
23~26, 22 29~35	A0-A11	Address	Multiplexed pins for row and column address. Row address: A0-A11. Column address: A0-A7. A10 is sampled during a precharge command to determine if all banks are to be precharged or bank selected by BS0, BS1.
28, 41, 54	Vss	Ground	Ground for input buffers and logic circuit inside DRAM.
36, 40	NC	No Connection	No Connection
37	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
38	CLK	Clock Inputs	System clock used to sample inputs on the rising edge of clock.
39, 15	UDQM, LDQM	Input/Output mask	The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.

# 16M SDRAM (MA: IC402)




#### Terminal Function


ermina	al Function	·	
Pin No.	Pin Name	Symbol	Function
	VDD	Power Supply/Ground	Power and ground for the input buffer and the core logic
	DQ <sub>0</sub>	Data Input/Output	Data input/output are mutiplexed on the same pin
	DQ1	Data Input/Output	Data input/output are mutiplexed on the same pin
	Vssq	Data Output Power/Ground	Isolated power supply and ground for the output buffer
	DQ2	Data Input/Output	Data input/output are mutiplexed on the same pin
	DQ3	Data Input/Output	Data input/output are mutiplexed on the same pin
	VDDQ	Data Output Power/Ground	Isolated power supply and ground for the output buffer
	DQ4	Data Input/Output	Data input/output are mutiplexed on the same pin
	DQ5	Data Input/Output	Data input/output are mutiplexed on the same pin
	Vssq	Data Output Power/Ground	Isolated power supply and ground for the output buffer
	DQ6	Data Input/Output	Data input/output are multiplexed on the same pin
	DQ7	Data Input/Output	Data input/output are multiplexed on the same pin
	VDDQ	Data Output Power/Ground	Isolated power supply and ground for the output buffer
14	L DQM	Data Input/Output Mask	Blocks data input when active
	WE	Write Enable	Enables write operation and row precharge
	CAS	Column Address Strobe	Latches column address on the positive going edge of the CLK at low
17	RAS	Row Address Strobe	Latches row address on the positive going edge of the CLK at low
18	CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE, and LDQM
19	BA	Bank Select Address	Selects bank to be activated during row address latch time
	A10/AP	Address	Row/column addresses are multiplexed on the same pin
	Ao	Address	Row/column addresses are multiplexed on the same pin
	A1	Address	Row/column addresses are multiplexed on the same pin
	A <sub>2</sub>	Address	Row/column addresses are multiplexed on the same pin
	A3	Address	Row/column addresses are multiplexed on the same pin
	VDD .	Power Supply/Ground	Power and ground for the input buffer and the core logic
	Vss	Power Supply/Ground	Power and ground for the input buffer and the core logic
	A4	Address	Row/column addresses are multiplexed on the same pin
	A5	Address	Row/column addresses are multiplexed on the same pin
	A6	Address	Row/column addresses are multiplexed on the same pin
	A7	Address	Row/column addresses are multiplexed on the same pin
	As	Address	Row/column addresses are multiplexed on the same pin
	A9	Address	Row/column addresses are multiplexed on the same pin
	N. C	No Connection	No connect pin
	CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle
	CLK	System Clock	Active on the positive going edge to sample all inputs
	U DQM	Data Input/Output Mask	Blocks data input when active
	N. C/RFU	NC/Reserved	No connect pin
	VDDQ	Data Output Power/Ground	Isolated power supply and ground for the output buffer
	DQ8	Data Input/Output	Data input/output are multiplexed on the same pin
	DQ9	Data Input/Output	Data input/output are multiplexed on the same pin
	Vssq	Data Output Power/Ground	Isolated power supply and ground for the output buffer
	DQ10	Data Input/Output	Data input/output are multiplexed on the same pin
	DQ10 DQ11	Data Input/Output	Data input/output are multiplexed on the same pin
	VDDQ	Data Output Power/Ground	Isolated power supply and ground for the output buffer
	DQ12	Data Input/Output	Data input/output are multiplexed on the same pin
	DQ13	Data Input/Output	Data input/output are multiplexed on the same pin
	Vssq	Data Output Power/Ground	Isolated power supply and ground for the output buffer
	DQ14	Data Input/Output	Data input/output are multiplexed on the same pin
	DQ15	Data Input/Output	Data input/output are multiplexed on the same pin
		Power Supply/Ground	Power and ground for the input buffer and the core logic

FAN8042 (MA: IC503)


Pin Assignments



#### **Block Diagram**



Note. Detailed circuit of the output power amp




Pref1 is almost PVCC1 / 2 Pref2 is almost PVCC2 / 2

#### **Pin Definitions**

Pin Number	Pin Name	I/O	Pin Function Descrition	
1	IN1+	ı	CH1 op-amp input (+)	
2	IN1-	ī	CH1 op-amp input (-)	
3 .	OUT1	0	CH1 op-amp output	
4	IN2+	1	CH2 op-amp input (+)	
5	IN2-	1	CH2 op-amp input (-)	
6	GND	-	Ground	
7	GND	-	Ground	
8	OUT2	0	CH2 op-amp output	
9	IN3+		CH3 op-amp input (+)	
10	IN3-	ı	CH3 op-amp input (-)	
11	OUT3	0	CH3 op-amp output	
12	IN4+	1	CH4 op-amp input (+)	
13	IN4-	ı	CH4 op-amp input (-)	
14	OUT4	0	CH4 op-amp output	
15	CTL	ī	CH5 motor speed control	
16	FWD	1	CH5 forward input	
17	REV	i	CH5 reverse input	
18	GND		Ground	
19	GND	-	Ground	
20	SGND	-	Signal Ground	
21	MUTE123	<u> </u>	Mute for CH1,2,3	
22	MUTE4	1	Mute for CH1,2,3  Mute for CH4	
23	TSD-M	0	TSD monitor	
24	PVCC2	<del>-</del>	Power supply voltage 2 (For CH4,CH5)	
25	DO5-	0	CH5 drive output (-)	
26	DO5+	0	CH5 drive output (-)  CH5 drive output (+)	
27	DO4-	0	CH3 drive output (+)  CH4 drive output (-)	
28	DO4+	0	CH4 drive output (+)	
29	DO3-	0	CH3 drive output (-)	
30	GND	-	Ground	
31	GND	<u> </u>	Ground	
32	DO3+	0	CH3 drive output (+)	
33	DO3+	0	CH2 drive output (-)	
34	DO2+	0	CH2 drive output (+)	
		0	CH1 drive output (-)	
35	DO1-	-	CH1 drive output (+)	
36	DO1+	0	Power supply voltage 1 (FOR CH1 CH2,CH3)	
37	PVCC1	-		
38	PS	1	Power save	
39	OPOUT2	0	Normal op-amp2 output	
40	OPIN2-	<u>                                     </u>	Normal op-amp2 input (-)	
41	OPIN2+		Normal op-amp2 input (+)	
42	GND	-	Ground	
43	GND	-	Ground  Rice velters input	
44	VREF		Bias voltage input	
45	SVCC	-	Signal & OPAMPs supply voltage	
46	OPOUT1	0	Normal op-amp1 output	
47	OPIN1-		Normal op-amp1 input (-)	
48	OPIN1+	I	Normal op-amp1 input (+)	

#### LC89057W (AD: IC302)




#### LC89057W Terminal Function

Pin No.	Pin Name	1/0	Function			
1	RXOUT	0.	Input bi-phase select data output terminal			
2	RX0	1	TTL compatible digital data input terminal			
3	RX1	ı	Coaxial compatible amp built-in digital data input terminal			
4 .	RX2	I	TTL compatible digital data input terminal			
5	RX3	1	TTL compatible digital data input terminal			
6	DGND .		Digital GND			
7	DVDD	T	Digital power			
8	RX4	ı	TTL compatible digital data input terminal			
9	RX5/VI	1	TTL compatible digital data/Validity flag input terminal for modulation			
10	RX6/UI	ı	TTL compatible digital data/User data input terminal for modulation			
11	DVDD		Digital power for PLL			
12	DGND	T -	Digital GND for PLL			
13	LPF	0	PLL loop filter connecting terminal			
14	AVDD		Analog power for PLL			
15	AGND	_	Analog GND for PLL			
16	RMCK	0	RMCK clock output terminal (256fs, 512fs, XIN, VCO)			
17	RBCK	0/1	RBCK clock in/output terminal (64fs)			
18	DGND	_	Digital GND			
19	DVDD		Digital power			
20	RLRCK	0/1	RLRCK clock in/output terminal (fs)			
21	RDATA	0	Serial audio data output terminal			
22	SBCK	0	SBCK clock output terminal (32fs, 64fs, 128fs)			
23	SLRCK	0	SLRCK clock output terminal (fs/2, fs, 2fs)			
24	SDIN	1	Serial audio data input terminal			
25	DGND		Digital GND			
26	DVDD		Digital power			
27	XMCK	0	Osc. amp output terminal			

Pin No.	Pin Name	1/0	Function			
28	XOUT	0	X'tal osc. connecting output terminal			
29	XIN	1	('tal osc. connection, external clock input terminal (24.576MHz or 12.288MHz)			
30	DVDD	_	Digital power			
31	DGND	_	Digital GND			
32	EMPHA/UO	1/0	Emphasis information/U-data output/Chip address setting terminal			
33	AUDIO/VO	1/0	Non-PCM detect/V-flag output/ Chip address setting terminal			
34	CKST	1/0	Clock switch transition period output/Demodulation master or slave function switching terminal			
35	INT	1/0	Interrupt output for ∞com (Interrupt factor selectable)/Modulation or general I/O switching terminal			
36	RERR	0	PLL lock error, data error flag output			
37	DO	0	∞com I/F, read out data output terminal (3-state)			
38	DI	1	com I/F, write data input terminal			
39	CE		com I/F, chip enable input terminal			
40	CL	1	com I/F, clock input terminal			
41	XMODE	-1	System reset input terminal			
42	DGND		Digital GND			
43	DVDD		Digital power			
44	TMCK/PIO0	1/0	256fs system clock input for modulation/General I/O in/output terminal			
45	TBCK/PIO1	1/0	64fs bit clock input for modulation/General I/O in/output terminal			
46	TLRCK/PIO2	1/0	fs clock input for modulation/General I/O in/output terminal			
47	TDATA/PIO3	1/0	Serial audio data input for modulation/General I/O in/output terminal			
48	TXO/PIOEN	0/1	Modulation data output/ General I/O enable input terminal			

<sup>\*</sup> For latch-up countermeasure, perform each power supply ON/OFF in the same timing.

# MX29LV160BTC-90 (MA: IC104)




#### **Pin Description**

Symbol	Pin Name			
A0~A19	Address Input			
Q0~Q14	Data Input/Output			
Q15/A-1	Q15 (Word mode)/LSB addr (Byte mode)			
CE	Chip Enable Input			
WE	Write Enable Input			
BYTE	Word/Byte Selection input			
RESET	Hardware Reset Pin/Sector Protect Unlock			
ŌĒ	Output Enable Input			
RY/BY	Ready/Busy Output			
Vcc	Power Supply Pin (2.7V~3.6V)			
GND	Ground Pin			

SM5819AF (MA: IC801)


# AK4101VQ (AD: IC301)




#### **AK4101VQ Terminal Function**

Pin No.	Pin Name	1/0	Function	
1	PDN	1	Power down and reset pin	
2	MCLK	+	Master clock input pin	
3	SDTI1		Audio serial data input 1 pin	
4	SDTI2	-		
	SDTI3	1	Audio serial data input 2 pin	
5		<u> </u>	Audio serial data input 3 pin	
6	SDTI4	1	Audio serial data input 4 pin	
7	VDD	_	Power pin, 4.75V ~ 5.25V	
8 9	VSS	1/0	Ground pin	
	BICK		Audio serial data clock in/out pin	
10	LRCK		In/out channel clock pin	
	FS0	1	Sampling frequency select 0 pin (sync. mode)	
11	CSN		Host I/F chip select pin (async. mode)	
	AKMODE		AK4112A mode pin (audio rooting mode)	
12	FS1		Sampling frequency select 1 pin (sync. mode)	
	CDTI	1	Host I/F data input pin (async. mode)	
13	FS2	1	Sampling frequency select 2 pin (sync. mode)	
	CCLK	<u> </u>	Host I/F bit clock input pin (async. mode)	
14	FS3	1	Sampling frequency select 3 pin (sync. mode)	
	CDTO	0	Host I/F data output pin (async. mode)	
15	C1	1	CH1 status bit input pin	
16	C2		CH2 status bit input pin	
17	C3		CH3 status bit input pin	
18	C4		CH4 status bit input pin	
19	ANS	1	Async./Sync. mode select pin	
20	BLS	1/0		
21	CKS0	1	Clock mode select 0 pin	
22	VSS	_	Ground pin	
23	CKS1	1	Clock mode select 1 pin	
24	TXN4	0	CH4 differential inverted output pin	
25	TXP4	0	CH4 differential non-inverted output pin	
26	TXN3	0	CH3 differential inverted output pin	
27	TXP3	0	CH3 differential non-inverted output pin	
28	VDD	_	Power pin, 4.75V ~ 5.25V	
29	VSS		Ground pin	
30	TXN2	0	CH2 differential inverted output pin	
31	TXP2	0	CH2 differential non-inverted output pin	
32	TXN1	0	CH1 differential inverted output pin	
33	TXP1	0	CH1 differential non-inverted output pin	
34	DIF0	1	Audio serial I/F select 0 pin	
35	VDD		Power pin, 4.75V ~ 5.25V	
36	DIF1	1	Audio serial I/F select 1 pin	
37	DIF2			
38	U1	1	CH1 user data bit input pin	
39	U2	1		
40	U3	1	CH3 user data bit input pin	
41	U4	1	CH4 user data bit input pin	
42	V12	1	CH1&2 validity bit input pin	
43	V34	1	CH3&4 validity bit input pin	
44	TRANS			


#### IC61LV25616 (IE: IC402)



Pin Description Symbol Pin Name A0~A17 Address Inputs 1/00-1/015 Data Inputs/Outputs Chip Enable Input CE Output Enable Input ŌE WE Write Enable Input Lower-byte Control (I/O0-I/O7) LB **UB** Upper-byte Control (I/O8-I/O15) NC No Connection Vcc Power GND Ground




# M11L16161SA (MA: IC505)



#### PIN DESCRIPTIONS


PIN NO.	PIN NAME	TYPE	DESCRIPTION
18~21,24~29	A0~A9	Input	Address Input Row Address:A0~A9 Column Address:A0~A9
15	RAS	Input	Row Address Strobe
31	CASH	Input	Column Address Strobe/Upper Byte Control
32	CASL	Input	Column Address Strobe/Lower Byte Control
14	WE	Input	Write Enable
30	OE	Input	Output Enable
2~5,7~10, 35~38,40~43	1/00~1/015	Input/Output	Data Input/Output
1,6,22	Vcc	Supply	Power,(5V or 3.3V)
23,39,44	Vss	Ground	Ground
11,12,13,16,17, 33,34	NC	-	No Connect

#### AN8471SA (MA: IC501)



Pin No. Pin Name		Function	
1	VHB	Hall bias pin	
2	H3L	Hall element 3 input (-)	
3	НЗН	Hall element 3 input (+)	
4	H2L	Hall element 2 input (-)	
5	H2H	Hall element 2 input (+)	
6	H1L	Hall element 1 input (-)	
7	H1H	Hall element 1 input (+)	
8	EC	Torque command input pin	
9	ECR	Torque command ref. input pin	
10	FG1	FG signal lout put pin (0.C)	
11	START	Start/Stop switching pin	
12	VPUMP	Booster pin	
13	BC1	Booster cap. connecting pin 1	
14	BC2	Torque command input pin 2	
15	BC3	Torque command input pin 3	
16	BC4	Torque command input pin 4	
17	GND	GND pin	
18	V <sub>DD</sub>	Power pin	
19	VM2	Motor power pin 2	
20	FG2	3x FG signal output pin (0.C)	
21	A31	Drive output 3	
22	A32	Drive output 3	
23	CS2	Current detect pin 2	
24	A21	Drive output 2	
25	A22	Drive output 2	
26	CS1	Current detect pin 1	
27	A11	Drive output 1	
28	A12	Drive output 1	
29	NC	N.C.	
30	BMS	Brake mode switching pin	
	31 VM1 Motor power pin 1		
32	VLP	Pre-driver lower power	

# BH7862F (VI: IC602)




#### **BH7862F Terminal Function**

Pin No.	Port	Description		
1	CTRAP			
10	PYTRAP	1		
16	PrTRAP	Pin for LC resonation		
27	YTRAP			
2	MUTE1	Mute control pin, L: C, MIX, Y simultaneous mute		
3	CIN			
12	PbIN	Signal input pin, chroma signal & color-difference signal		
14	PrIN			
4, 7, 9, 13, 20, 23, 26, 28	GND	GND pin		
5	YIN	Signal input pin, luminance signal		
8	PYIN			
6	V/00	Power supply for C, MIX, Y		
11	VCC	Power supply for PY, Pb, Pr		
15	MUTE2	Mute control pin, L: PY, Pb, Pr simultaneous mute		
17	PrOUT			
19	PbOUT	Signal output pin, color-difference signal		
18	N.C.			
21	PYFB	Gianal a deut sie la minera e sienel (escaración)		
22	PYOUT	Signal output pin, luminance signal (progressive)		
24	YFB	Circula subsub pin kuminanga gignal (interdana)		
25	YOUT	Signal output pin, luminance signal (interlace)		
29	MIXFB	Cignal autout pin V/C MIV aignal		
30	MIXOUT	Signal output pin, Y/C MIX signal		
31	TEST	TEST pin		
32	COUT	Signal output pin, chroma signal		

# DSD1790DBR (AD: IC504,505)

#### **Block Diagram**





#### **Terminal Function**

TERMINAL		1/0	DESCRIPTIONS					
NAME	PIN	"0	DESCRIPTIONS					
DSDL	1	1/0	L-channel audio data input for DSD and external DF modes*					
			PCM mode zero flag for L-channel by ZERO output mode select					
DSDR	2	1/0	R-channel audio data input for DSD and external DF modes <sup>‡</sup>					
			PCM mode zero flag for R-channel by ZERO output mode select					
DBCK	3	1	Bit clock input for external DF and DSD modes <sup>†</sup>					
PLRCK	4		Left and right clock ( $f_s$ ) input for normal operation. WDCK clock input for external DF mode Connected to GND for DSD mode $^\dagger$					
PDATA	5	1	Serial audio data input for normal operation <sup>†</sup>					
PBCK	6	ı	Bit clock input. Connected GND for DSD mode†					
SCK	7	l i	System clock input <sup>†</sup>					
DGND	8	-	Digital ground					
V <sub>DD</sub>	9	-	Digital power supply, +3.3 V					
MS	10	1/0	Chip select for mode control <sup>‡</sup>					
MDI	11	1	Mode control data input <sup>†</sup>					
МС	12	1	Mode control clock input <sup>†</sup>					
MDO	13	1/0	Mode control read back data output <sup>‡</sup>					
RST	14	1	Reset <sup>†</sup>					
V <sub>cc</sub> 2R	15		Analog power supply (R-channel DACFF), +5.0 V					
AGND3R	16	-	Analog ground (R-channel DACFF)					
I <sub>out</sub> R+	17	0	R-channel analog current output +					
I <sub>out</sub> R-	18	0	R-channel analog current output					
AGND1	19	-	Analog ground (internal bias)					
I <sub>REF</sub>	20	-	Output current reference bias pin					
V <sub>COM</sub> R	21	-	R-channel Internal bias de-coupling pin					
V <sub>COM</sub> L	22	-	R-channel Internal bias de-coupling pin					
V <sub>cc</sub> 1	23	-	Analog power supply, +5.0 V					
AGND2	24	-	Analog ground (internal bias)					
I <sub>OUT</sub> L+	25	0	L-channel analog current output +					
I <sub>OUT</sub> L-	26	0	L-channel analog current output -					
AGND3L	27	-	Analog ground (L-channel DACFF)					
V <sub>cc</sub> 2L	28	-	Analog power supply (L-channel DACFF), +5.0 V					

<sup>†</sup> Schmitt trigger input, 5 V tolerant. ‡ Schmitt trigger input and output, 3.3 V.


# PCM1790DBR (AD: IC503)

1			
1	ZEROL	Vcc2L	28
2	ZEROR	AGND3L	27
3 .	N/A	lourL-	26
4	LRCK	lourL+	25
5	DATA	AGND2	24
6	вск	Vcc1	23
7	SCK	VcomL	22
8	DGND	VcomR	21
9	V <sub>DD</sub>	IREF	20
10	мs	AGND1	19
11	MDI	loutR-	18
12	мс	loutR+	17
13	MDO	AGND3R	16
14	RST	Vcc2R	15

#### **Terminal Function**

TERN	TERMINAL		DESCRIPTIONS	
NAME	PIN	1/0	DESCRIPTIONS	
ZEROL	1	1/0	Zero flag for L-channel®	
ZEROR	2	1/0	Zero flag for R-channel <sup>®</sup>	
N/A	3	-1	Need to fix GND.	
LRCK	4	1	Left and right clock (fs) input for normal operation*	
DATA	5	1	Serial audio data input for normal operation1	
BCK	6	1	Bit clock input*	
SCK	7	1	System clock input*	
DGND	8	-	Digital ground	
Vpp	9	-	Digital power supply, +3.3 V	
MS	10	1/0	Chip select for mode control®	
MDI	11	Ī	Mode control data input *	
MC	12	1	Mode control clock input <sup>s</sup>	
MDO	MDO 13. RST 14		Mode control read back data output <sup>a</sup>	
RST			Reset *	
Vcc2R	15	-	Analog power supply (R-channel DACFF), +5.0 V	
AGND3R	16	-	Analog ground (R-channel DACFF)	
ΙουτR+	17	0	R-channel analog current output +	
loutR-	18	0	R-channel analog current output -	
AGND1	19	-	Analog ground (internal bias)	
IREF	20	-	Output current reference bias pin	
VcomR	21	-	R-channel Internal bias de-coupling pin	
VсомL	22	-	R-channel Internal bias de-coupling pin	
Vcc1	23	-	Analog power supply, +5.0 V	
AGND2	24	-	Analog ground (internal bias)	
loυτL+	25	0	L-channel analog current output +	
loυτL-	26	0	L-channel analog current output -	
AGND3L	27	•	Analog ground (L-channel DACFF)	
Vcc2L	28	T -	Analog power supply (L-channel DACFF), +5.0 V	

# SM8701BM (MA: IC106)




#### **SM8701BM Terminal Function**

Pin No.	Pin Name	1/0	Function	
1	MLEN/R2	lp¹	Control signal input. In serial mode: latch enable signal In parallel mode: sampling rate select signal	
2	P/S	lp¹	Mode select signal. LOW: serial mode, HIGH: parallel mode	
3	VDD		5V supply (Digital block)	
4	GND	_	Ground (Digital block)	
5	XTO	0	Reference signal crystal oscillator element connection	
6	XTI	1	Reference signal crystal oscillator element connection or external clock input	
7	GNDP	_	Ground (PLL block)	
8	VDDP	_	5V supply (PLL block)	
9	VDD3		3.3V supply (output buffer)	
10	MO	0	27 MHz fixed-frequency output	
11	MON	0	27 MHz fixed-frequency output (inverted)	
12	SO1	0	33.8688 MHz fixed-frequency output	
13	SO4	0	768fs output	
14	SO2	0	256fs output	
15	GNDO	-	Ground (output buffer)	
16	VDDO	_	3.3V supply (output buffer)	
17	SO3	0	384fs output	
18	RSTN	lp <sup>2</sup>	LOW-level reset input	
19	MDT/R0	lp¹	Control signal input. In serial mode: control data input signal In parallel mode: sampling frequency select signal	
20	MCK/R1	lp¹	Control signal input. In serial mode: clock signal In parallel mode: sampling frequency select signal	

Note: 1. Schmitt trigger input with pull-down resistor 2. Schmitt trigger input with pull-up resistor

Schmitt trigger input, 5 V tolerant.
 Schmitt trigger input and output, 5V tolerant input.


#### **SN74AHCT273PW (MA: IC107)**




**Truth Table** 

	Input		Output	Function		
CLR	D	СК	Q			
L	Х	Х	L	Clear		
Н	L	5	L	_		
Н	Н	£	Н	_		
Н	Х	£	Qn	No change		
X: Don't Care						


#### μPD4721GS (AD: IC307)




#### STR-F6652 (PO: IC901)



PC123 (PO: IC902,903)




BA7660FS (SC: IC856) (Europe model only)



CY2302 (IE: IC110,505)

# S-24CS08AFJ-TB (MA: IC116)

# PIN DESCRIPTIONS





Pin No.	Pin Name	Description
_	A0	No Connected
2	A1	No Connected
သ	A2	Address Input
4	GND	Ground
5	SDA	Serial Data Input/Output
6	SCL	Serial Clock Input
7	ΨP	Write Protected Input
		VCC Connected : Protected Effective
		GND Connected : Protected Invalid
8	VCC	Power

BD4730G (AD: IC401)


RN5VD15AA (IE: IC203) RN5VD30AA (IE: IC206)














# SI-8033S (PO: IC910)



# LM1117MPX-1.8 (IE: IC205)








**Connection Diagrams** 


# TL431ACLP (PO: IC904)

# block diagram




# **•TRANSISTORS**


#### **HAT2053M**



#### HN1K02FU




#### FL TUBE HNV-15SS04T (MA: FL101)




	17G	16G	15G	14G	13G~1G		17G	16G	15G	14G	13G~1G
P1	SL	REMAIN	TITLE	PROGRAM	1-1	P19	G	_	-		4-4
P2	S	ELAPSED	CHAPTER	V	2-1	P20	patrick.	_		_	5-4
P3	SR	SINGLE	TRACK	CD	3-1	P21		_	1	_	1-5
P4	L	HDCD	GROUP	DVD	4-1	P22		_	_	******	2-5
P5	С	TOTAL		AUDIO	5-1	P23	:			_	3-5
P6	R	dts		VIDEO	1-2	P24	-	_	_	_	4-5
P7	LFE	MP3	_	ANGLE	2-2	P25			_		5-5
50	PROGRESSIVE	MPEG			3-2	P26	<b>—</b>	_	_	_	1-6
P8	SCAN	WIFEG	_		3-2	P27	_		1	_	2-6
P9	V.S.S.	LPCM	_	11	4-2	P28	_				3-6
P10	REPEAT	P.PCM	_	D.MIX	5-2	P29		_	_	— —	4-6
P11	ALL	DIDIGITAL		_	1-3	P30	_	<b>—</b> .		_	5-6
P12	1	_		_	2-3	P31		_	1		1-7
P13	A-		_	_	3-3	P32			. —	_	2-7
P14	В	_			4-3	P33	-	<del></del>			3-7
P15	RANDOM	_	_	_	5-3	P34					4-7
P16			_		1-4	P35		<b>—</b> .		-	5-7
P17	F		_		2-4						
P18	V		<b>—</b> .		3-4			-			

99



**COMPONENT SIDE** 

#### **GU-3512 MAIN UNIT ASS'Y**



**FOIL SIDE** 

#### NOTE FOR PARTS LIST

- Part indicated with the mark "9" are not always in stock and possibly to take a long period of time for supplying, or in some case supplying of part may be refused.
- When ordering of part, clearly indicate "1" and "I" (i) to avoid missupplying.
- Ordering part without stating its part number can not be supplied.

  Part indicated with the mark "★" is not illustrated in the exploded view.
- Not including Carbon Film Resister ±5%, 1/4W Type in the P.W.Board parts list. (Refer to the Schematic Diagram for those parts.)
- Not including Carbon Chip Resister 1/16W Type in the P.W.Board parts list. (Refer to the Schematic Diagram for those parts.)


#### WARNING:

Parts marked with this symbol  $\triangle$  have critical characteristics. Use ONLY replacement parts recommended by the manufacturer.


# 部品表について


- ●印の部品は常時在庫していませんので供給に長時間を要することが あります。
- 場合によっては、供給をお断りすることがあります。 部品を発注する際は特に数字の"1"と英字の"I"との区別をはっ きり記入してください。
- 部品番号を表示していない部品は供給できません。
- 4. ↑ 印の部品は安全上重要な部品です。交換するときは、安全性 維持のため必ず指定の部品をご使用ください。
- 5. ★印のついている部品は分解図中には記載していません。
- カーボン抵抗器±5%、1/4W 型は記載していません。定数は回路図を 参照願います。
- カーボンチップ抵抗器 1/16W 型は記載していません。定数は回路図を 参照願います。
- 8. 部品表の抵抗器、コンデンサの品名記号の読み方は表を参照してくだ

#### Resistors




#### \* Registance






#### Capacitors



#### \* Capacity (electrolyte only)




#### \* Capacity (except electrolyte)

2 2 ⇒ 2200pF=0.0022µF
(More than 2)— Indicates number of zeros after effective number.
2-digit effective number. Units: pF.


2 2 1 ⇒ \_\_\_\_\_ 220pF Indicates number of zeros after effective number. 2-digit effective number. · Units: pF.

• When the dielectric strength is indicated in AC, "AC" is included after the dieelectric


#### ●抵抗器



\*抵抗值



#### ●コンデンサ



#### \* 容量館

#### ● 電解コンデンサの場合



#### ● 電解コンデンサ以外の場合



● 耐圧を交流で表示する場合は、耐圧表示の次に「AC」を表示します。

# PARTS LIST OF P.W.B. UNIT ASS'Y


# **GU-3512 MAIN UNIT ASS'Y**

Note: The symbols in the column "Remarks" indicate the following destinations.

E2: Europe model
E3: U.S.A. & Canada model
JP: Japan model


	Ref.No.	Part No.	Part Name	Remarks	New
SEMIC	CONDUCTORS	GROUP			
	IC101	262 3046 902	TC7WH157FU		
	IC104	GEN6334-1	IC104 FE/BE ROM SUB ASS'Y	MX29LV160BTC-90	
	IC105	262 3304 903	TC7WH14FU(TE12L)		*
	IC106	262 3052 909	SM8701BM		
	IC107	262 2801 902	SN74AHCT273PW-EL2		
1	IC108	262 3252 000	ES6138F(SC)		*
1	IC110	262 3046 902	TC7WH157FU		
- 1	IC111	262 2391 904	TC7W32F(TE12L)		
	IC112,113	262 3242 900	SN74LV273APW-EL2		*
	IC114	262 3119 004	W986416DH-7		
- 1	IC115	262 3242 900	SN74LV273APW-EL2	•	*
	IC116	262 3251 904	S-24CS08AFJ-TB	·	*
- 1	IC117	262 3269 909	SN74LVC125APW-EL2		
- 1	IC119,120	262 2669 908	SN74LV157APW		
	IC122	262 2517 908	SN74LV08APW-EL2	•	
	IC123-125	262 2669 908	SN74LV157APW	·	
	IC401	262 3282 009	EPM3128ATC100-10		
1	IC402	262 2875 006	16M SDRAM(TSOP)-7/8		
- 1	IC403	262 3195 905	AD8062-SO8		
	IC404	262 2515 900	SN74LV04APW-EL2		
	IC404	262 3217 003	CXD2753R	·	
	IC501		AN8471SA		
	IC501	263 1109 909	CXD1881AR		
		262 3219 001			
	IC503	262 3221 002	FAN8042		
	IC504	263 0615 902	BA15218F-DXE2		
	IC505	262 3210 000	M11L16161SA-45T		
	IC507	262 3218 002	CXD1885Q		
	IC508	262 1782 909	TC7S08FTE85L		١.
	IC701	262 3303 001	K4S643232#-TC60		]
į.	IC702	262 3240 009	PM0033A		"
- 1	IC801	262 3291 003	SM5819A	·	
. 1	IC901	263 1110 901	PQ070XZ01ZP		١.
	IC950	262 2977 917	BA25BC0FP-E2		
	IC951	262 2977 904	BA18BC0FP-E2	•	
	TR101	269 0082 902	DTC114EKT96	· ·	
- 1	TR501,502	272 0160 901	2SB1132T100Q		
	TR503	274 0154 007	2SD1902(R,S)		
	TR504	272 0110 003	2SB1266(R,S)		
	11004	272 0110 003	200 (N,3)		
	D501,502	276 0717 903	1SS355 TE-17		
- 1	D901,902	276 0717 903	1SS355 TE-17		
- 1	D950,951	276 0717 903	1SS355 TE-17		
	5000,001	2,00,1,000	1.00000 12 11		
	TORS GROUP	244 2054 245	DOMADO ADMO INIDOT/O		
1	R580	244 2051 945	RS14B3A010JNBST(S)		1
	R583,584	244 2052 960	RS14B3A221JNBST(S)		
	R585	244 2050 904	RS14B3A220JNBST(S)		
	RA101-104	247 9002 912	MNR14=682JEOAB		
1	RA108,109	247 9002 909	MNR14=330JE0AB		1
- 1	RA401-405	247 9003 908	MNR14=220JE0AB	·	
- 1	RA501-507	247 9007 904	MNR14=101JE0		1
- 1	RA508-512	247 9007 917	MNR14=103JE0		1
	. 0 .000-012	Z-11 0001 011	1000E0	1 .	1


#### **GU-3513 AUDIO/DISPLAY UNIT ASS'Y**




**COMPONENT SIDE** 


102










#### **GU-3515 POWER UNIT ASS'Y**












FOIL SIDE






COMPONENT SIDE FOIL SIDE



**COMPONENT SIDE** 



**FOIL SIDE** 

			Dorf Name				Now	
	Ref.No.	Part No.		art Name		Remarks	New	
	RA705-707	247 9007 917	MNR14=103JE0					
CAP	ACITORS GROU		LOUGOE LE LOUTE				· · · · · · · · · · · · · · · · · · ·	
	C101	257 0512 903	CK73F1E104ZT					
	C102	257 0511 904	CK73F1H103ZT					
	C103	257 0512 903	CK73F1E104ZT					
	C104	257 0509 929	CK73B1H102KT					
	C107	257 0511 904	CK73F1H103ZT					
	C108	257 0512 903	CK73F1E104ZT					
	C110	257 0511 904	CK73F1H103ZT			,		
	C111	257 0512 903	CK73F1E104ZT			1.		
	C112	257 0503 912	CC73CH1H9R0DT					
	C115	254 4464 906	CE67C0J101MT	•				
	C116	257 0509 929	CK73B1H102KT					
	C117	257 0512 903	CK73F1E104ZT					
	C118	257 0503 912	CC73CH1H9R0DT				ľ	
	C119	254 4464 906	CE67C0J101MT					
	C120,121	257 0512 903	CK73F1E104ZT					
	C122	257 0511 904	CK73F1H103ZT					
	C127	257 0504 982	CC73CH1H470JT				1	
	C129	257 0509 929	CK73B1H102KT					
	C130,131	254 4464 906	CE67C0J101MT		4		1	
	C132	257 0512 903	CK73F1E104ZT					
	C133	257 0511 904	CK73F1H103ZT	•		•		
	C134-138	257 0512 903	CK73F1E104ZT					
	C139	254 4464 906	CE67C0J101MT			*		
	C140	257 0511 904	CK73F1H103ZT					
	C141	257 0512 903	CK73F1E104ZT					
	C142	257 0509 929	CK73B1H102KT					
	C143	257 0512 903	CK73F1E104ZT			3		
	C144	257 0509 929	CK73B1H102KT			·		
	C145	257 0512 903	CK73F1E104ZT			·		
	C150	257 0511 904	CK73F1H103ZT					
	C151	257 0512 903	CK73F1E104ZT					
	C156	257 0511 904	CK73F1H103ZT					
	C157-160	257 0512 903	CK73F1E104ZT					
	C161	257 0509 929	CK73B1H102KT					
	C162-167	257 0512 903	CK73F1E104ZT					
	C168	257 0511 904	CK73F1H103ZT					
	C169-173	257 0512 903	CK73F1E104ZT					
	C174	257 0509 929	CK73B1H102KT					
	C175,176	257 0512 903	CK73F1E104ZT					
	C177	254 4464 906	CE67C0J101MT					
	C178-181	257 0512 903	CK73F1E104ZT					
	C182	254 4464 906	CE67C0J101MT					
	C183,184	257 0512 903	CK73F1E104ZT	-		•		
	C185	257 0511 904	CK73F1H103ZT					
	C186	254 4464 906	CE67C0J101MT			2	·	
	C187-192	257 0512 903	CK73F1E104ZT					
	C193	257 0509 929	CK73B1H102KT					
	C194-197	257 0512 903	CK73F1E104ZT					
	C199	257 0503 941	CC73CH1H120JT					
	C200	257 0512 903	CK73F1E104ZT					
	C201	257 0503 967	CC73CH1H150JT					
1	C202	257 0509 929	CK73B1H102KT					
	C203	257 0501 901	CK73B1H103KT (160	8)				
	C204	257 0509 929	CK73B1H102KT					
	C205	257 0501 901	CK73B1H103KT (160	8)				
	C206	257 0509 929	CK73B1H102KT					
1	C207,208	257 0512 903	CK73F1E104ZT					

Ref.No.	Part No.	Part Na	me	Remarks	New
C209	257 0501 901	CK73B1H103KT (1608)			
C210	257 0509 929	CK73B1H102KT			
C211	257 0501 901	CK73B1H103KT (1608)			
C212	257 0509 929	CK73B1H102KT			
C213	257 0501 901	CK73B1H103KT (1608)		·	
C214	257 0509 929	CK73B1H102KT			
C215	257 0512 903	CK73F1E104ZT			
C216	257 0511 904	CK73F1H103ZT			
C217	257 0512 903	CK73F1E104ZT		·	
C218	257 0511 904	CK73F1H103ZT			
C401-407	257 0512 903	CK73F1E104ZT			
C409	257 0512 903	CK73F1E104ZT			
C410	254 4464 906	CE67C0J101MT			İ
C411	257 0512 903	CK73F1E104ZT			
C416-418	257 0512 903	CK73F1E104ZT			
C426	257 0501 901	CK73B1H103KT (1608)			
C427	254 4464 906	CE67C0J101MT			
C428	257 0512 903	CK73F1E104ZT		·	
C429,430	254 4465 905	CE67C1C220MT			
C431-434	257 0512 903	CK73F1E104ZT			
C435,436	257 0502 942	CC73CH1H2R0CT			
C437-442	257 0512 903	CK73F1E104ZT			
C443	254 4465 905	CE67C1C220MT		·	
C444,445	257 0512 903	CK73F1E104ZT			
C446	254 4465 905	CE67C1C220MT			
C448-453	257 0512 903	CK73F1E104ZT			
C454	254 4464 906	CE67C0J101MT	•		
C455-461	257 0512 903	CK73F1E104ZT			
C462	254 4464 906	CE67C0J101MT			
C501	257 0511 904	CK73F1H103ZT			
C503	257 0511 904	CK73F1H103ZT			
C505	254 4465 905	CE67C1C220MT			
C511	254 4465 905	CE67C1C220MT			
C512,513	257 0511 904	CK73F1H103ZT	•		
C517-520	257 0509 990	CK73B1H222KT			
C521-524	257 0504 908	CC73CH1H220JT			
C525,526	257 0510 934	CK73B1H472KT			
C527	257 0507 976	CC73CH1H331JT			
C528,529	257 0511 904	CK73F1H103ZT			
C530	254 4464 906	CE67C0J101MT		·	
C531,532	257 0516 954	CK73B1E104KT			
C533	254 4465 905	CE67C1C220MT			
C534	254 4465 918	CE67C1C470MT			
C535	257 0509 929	CK73B1H102KT			
C536	254 4465 918	CE67C1C470MT			
C537	257 0509 929	CK73B1H102KT			
C538	257 0516 954	CK73B1E104KT			
C539	257 0511 904	CK73F1H103ZT			
C540	257 4010 906	CE67C1C101MT			
C541,542	257 0516 954	CK73B1E104KT			
C543	257 0509 929	CK73B1H102KT			
C544-546	257 0516 954	CK73B1E104KT			
C547	257 0510 934	CK73B1H103KT (1608)			
C548		CK73B1F103K1 (1606)			
	257 0516 954				
C549	257 0501 901	CK73B1H103KT (1608)			
C550	257 0506 993	CC73CH1H151JT			
C551	257 0509 929	CK73B1H102KT			
C552,553	257 0511 904	CK73F1H103ZT			
C554	257 0520 911	CK73B1A224KT			
C555	254 4465 905	CE67C1C220MT	· .		
C556,557	257 0520 911	CK73B1A224KT		· ·	1

-	Ref.No.	Part No.	Part Name	Remarks	New
	C558	254 4464 951	CE67C0J220MT(MV-B)		
	C559	257 0520 911	CK73B1A224KT		1
	C560	257 0516 941	CK73B1E473KT	<u> </u>	
	C561	257 0501 901	CK73B1H103KT (1608)		
]	C562,563	257 0516 954	CK73B1E104KT		
	C564	254 4465 905	CE67C1C220MT		1
	C565-567	257 0511 904	CK73F1H103ZT		
ļ	C568	254 4464 951	CE67C0J220MT(MV-B)	· ·	,
	C569,570	257 0511 904	CK73F1H103ZT		
	C571	254 4465 905	CE67C1C220MT	·	
	C572	257 0511 904	CK73F1H103ZT		
	C573,574	254 4464 951	CE67C0J220MT(MV-B)		
	C575	257 0511 904	CK73F1H103ZT		
	C576	257 0509 929	CK73B1H102KT		
	C577,578	257 0506 951	CC73CH1H101JT		
	C579-581	257 0510 950	CK73B1H682KT		
	C582	257 0511 904	CK73F1H103ZT		
	C583	257 0508 917	CC73CH1H471JT		
	C584	257 0516 941	CK73B1E473KT	•	
	C585	257 0507 976	CC73CH1H331JT		
	C586-588	257 0511 904	CK73F1H103ZT		
1	C589	257 0507 976	CC73CH1H331JT	·	
	C590	254 4464 919	CE67C0J471MT		
	C591	254 4465 905	CE67C1C220MT		
	C593-595	257 0511 904	CK73F1H103ZT	•	
	C596	257 0516 954	CK73B1E104KT		
	C597	257 0511 904	CK73F1H103ZT		
}	C601	257 0508 917	CC73CH1H471JT		1
	C603	257 0508 917	CC73CH1H471JT		
	C604	257 0516 954	CK73B1E104KT		
	C605-607	257 0511 904	CK73F1H103ZT	·	
	C608	257 0506 951	CC73CH1H101JT		
	C609	257 0511 904	CK73F1H103ZT		
1	C610,611	257 0516 909	CK73B1E223KT		
1	C612	257 0508 917	CC73CH1H471JT		
	C613	257 0511 904	CK73F1H103ZT		
	C614	257 0508 917	CC73CH1H471JT	·	
	C615	257 0511 904	CK73F1H103ZT	·	
	C616,617	257 0516 954	CK73B1E104KT	· ·	
	C618	254 4464 906	CE67C0J101MT	· ·	
	C619-625	257 0511 904	CK73F1H103ZT		
	C627	257 0516 954	CK73B1E104KT		
ł	C628	254 4464 951	CE67C0J220MT(MV-B)		1
	C629,630	257 0516 954	CK73B1E104KT		
	C631	254 4464 951	CE67C0J220MT(MV-B)		
	C634-636	257 0516 954	CK73B1E104KT		
	C637,638	257 0510 904	CK73B1A154KT		
	C640,641	257 0512 903	CK73F1E104ZT		
	C644	257 0512 903	CK73F1E104ZT		
	C701-704	257 0512 903	CK73F1E104ZT		
	C701-704			•	1
		257 0511 904	CK73F1H103ZT		
	C706	254 4464 906	CE67C0J101MT		1
	C707	257 0512 903	CK73F1E104ZT	J	
1	C708	257 0509 929	CK73B1H102KT		
	C709	254 4464 906	CE67C0J101MT		
	C710	257 0512 903	CK73F1E104ZT		
	C711	254 4464 906	CE67C0J101MT		
	C712,713	257 0512 903	CK73F1E104ZT		
	C714	254 4572 908	CE67C1C100MT(MV-B)	· ·	
	C715,716	257 0512 903	CK73F1E104ZT		1
1	C717	257 0501 901	CK73B1H103KT (1608)	1	

	Ref.No.	Part No.	Part Name	Remarks	New
	C718,719	257 0512 903	CK73F1E104ZT		
	C724-740	257 0512 903	CK73F1E104ZT		
	C741	254 4464 906	CE67C0J101MT		
	C742-752	257 0512 903	CK73F1E104ZT		
	C753,754	257 2010 937	CS77B1A220MT		
	C755	257 0512 903	CK73F1E104ZT		
	C801	257 0501 901	CK73B1H103KT (1608)		
	C802	257 0509 929	CK73B1H102KT		
	C803	257 0501 901	CK73B1H103KT (1608)	1.	
	C804,805	257 0509 929	CK73B1H102KT		
	C806	257 0501 901	CK73B1H103KT (1608)		
	C807	257 0509 929	CK73B1H102KT		
	C808	257 0501 901	CK73B1H103KT (1608)		
	C809	257 0516 954	CK73B1E104KT	]	
	C810	257 0509 929	CK73B1H102KT		
	C811,812	257 0501 901	CK73B1H103KT (1608)		
	C813	257 0509 929	CK73B1H102KT		
•	C816	257 0509 929	CK73B1H102KT		
	C901	254 4464 906	CE67C0J101MT		
	C902,903	257 0512 903	CK73F1E104ZT		
	C904	254 4464 906	CE67C0J101MT		
	C905	257 0512 903	CK73F1E104ZT	· ·	
	C906	254 4464 906	CE67C0J101MT		
	C907-909	257 0512 903	CK73F1E104ZT		
	C910-912	254 4464 906	CE67C0J101MT		
	C913	257 0512 903	CK73F1E104ZT		
	C916	254 4464 906	CE67C0J101MT		
	C917	257 0512 903	CK73F1E104ZT		
	C918	257 0511 904	CK73F1H103ZT		
	C920,921	257 0512 903	CK73F1E104ZT	·	
	C922	257 0511 904	CK73F1H103ZT		
	C923	257 0512 903	CK73F1E104ZT		
	C924	257 0511 904	CK73F1H103ZT		
	C925	257 0512 903	CK73F1E104ZT		
	C926	257 0511 904	CK73F1H103ZT		
	C929	257 0512 903	CK73F1E104ZT		
	C930	257 0511 904	CK73F1H103ZT		
	C931	257 0512 903	CK73F1E104ZT		
	C932	257 0511 904	CK73F1H103ZT		
	C949	257 2010 937	CS77B1A220MT		
	C950	254 4464 951	CE67C0J220MT(MV-B)		
	C951	257 0512 903	CK73F1E104ZT		
	C952	254 4464 906	CE67C0J101MT		
	C953	257 0512 903	CK73F1E104ZT		
	C954	257 2010 937	CS77B1A220MT		
	C955	257 0511 904	CK73F1H103ZT		
	C956	257 4010 906	CE67C1C101MT	·	
	C957-959	254 4464 906	CE67C0J101MT		
	C960-963	257 0512 903	CK73F1E104ZT		
	C964,965	254 4464 951	CE67C0J220MT(MV-B)		
	C966	257 0512 903	CK73F1E104ZT		
	C967	254 4464 951	CE67C0J220MT(MV-B)		
	C968-971	257 0512 903	CK73F1E104ZT		
	C972	257 0512 303	CK73F1H103ZT		
	C973	257 0511 903	CK73F1E104ZT		
	C974	257 0512 903	CK73F1H103ZT		
	3074	207 0011 904	513 51 111100 <u>2</u> 1	· .	
ОТЫ	ER PARTS GRO	UP		1	<u> </u>
J 111	CX051	205 0863 952	5P PH CON.BASE(L)	1	
	CX061	205 0792 968	6P ZH-ZRCON.BASE(L)T		

DVD-5900/DVD-A11	116

Ref.No.	Part No.	Part Name	Remarks	N
CX151	205 1224 901	15P FFC BASE(P=1.0)L		
CX241	205 1264 903	24P FFC BASE(P=0.5)L		
CX331	205 1174 970	33P FFC BASE(FMNSMT)		
CY101	205 1172 901	10P PH CON.BASE(L)		
CY171	205 1170 903	17P FFC BASE(FMNBMTT		
CY251	205 1174 983	25P FFC BASE(FMNSMT)		
CY301	205 1174 941	30P FFC BASE(FMNSMT)		
FB101-143	235 0130 903	CHIP EMIFIL(11A121)		
FB145-155	235 0130 903	CHIP EMIFIL(11A121)		
FB157-176	235 0130 903	CHIP EMIFIL(11A121)		
FB501-503	235 0130 903	CHIP EMIFIL(11A121)		
FB901	235 0136 907	FBMJ1608HS280NT		
FB950-960	235 0136 907	FBMJ1608HS280NT		
L701,702	235 0125 905	INDUCTOR(FLC32C220K)		
L704,705	235 0125 905	INDUCTOR(FLC32C220K)		
L707	235 0125 905	INDUCTOR(FLC32C220K)		
L901	235 0048 901	EMI FILTER (103)TP		
X101	399 0619 906	X'TAL(27MHZ)		
	414 0963 003	EARTH PLATE		

## **GU-3513 AUDIO/DISPLAY UNIT ASS'Y**

	Ref.No.	Part No.	Part Name	Remarks	New
SEMI	CONDUCTORS	GROUP			
	IC101	499 0306 001	GP1UE271XK		*
	IC102	262 3235 001	ML9207-03GP		*
	IC301	262 3057 001	AK4101VQ		
	IC302	262 3066 102	LC89057W-VF4-E(AC)		
	IC303	262 2669 908	SN74LV157APW		
	IC304	262 2515 900	SN74LV04APW-EL2		
	IC305	262 2580 906	CXA1511M		
	IC306	262 1421 901	TC74HCT04AF(TAPE1)		
	IC307	262 2114 903	UPD4721GS-GJG		
	IC308	262 3120 909	SN65LVDS31PW		
	IC309	262 3125 904	SN65LVDS179DGK-EL2	*	
	IC401	262 3082 924	BD4730G-TR		*
	IC402	262 3246 029	M30620FCNGP-XXXX		*
	IC403	262 2669 908	SN74LV157APW	· ·	}
	IC404	262 3243 103	EPM3128ATC100-10-***		*
	IC405	262 2515 900	SN74LV04APW-EL2		
	IC501	262 2669 908	SN74LV157APW		
	IC503	262 3244 908	PCM1790DBR	·	*
	IC504,505	262 3229 907	DSD1790DBR	·	
1.	IC507,508	263 0896 909	NJM2068MD-TE1	for E3,E2	
	1C507,508	263 1074 908	OP275GSR	for JP	
	IC509,510	263 0896 909	NJM2068MD-TE1		
	IC511,512	263 0896 909	NJM2068MD-TE1	for E3,E2	
	IC511,512	263 1074 908	OP275GSR	for JP	·
	IC513,514	263 0896 909	NJM2068MD-TE1	for E3,E2	
	IC513,514	263 0695 909	BA15218F-DXE2	for JP	
	IC515,514	263 0896 909	NJM2068MD-TE1		
			NJM2068MD-TE1	for E3,E2	
:	IC519,520	263 0896 909		for JP	
	IC519,520	263 0615 902	BA15218F-DXE2		
	IC521,522	263 0896 909	NJM2068MD-TE1 OP275GSR	for E3,E2 for JP	
	IC521,522	263 1074 908	OP215GSR	lor JP	
	TR101-105	269 0082 902	DTC114EKT96	· ·	
	TR403	269 0082 902	DTC114EKT97		
	TR404	269 0083 901	DTA114EKT96	·	
	TR405-407	269 0082 902	DTC114EKT97		
	TR408,409	272 0161 900	2SB1412TL(PQR)		
	TR410	272 0083 004	2SB1185(E/F)		
٠.	TR411	269 0082 902	DTC114EKT97		
	TR501	273 0426 907	2SC2412KLNT146		
	TR502	269 0083 901	DTA114EKT96		
	TR503	269 0119 901	DTA124EKT96(TAPE)	·	
	TR504	269 0082 902	DTC114EKT97		
	TR505,506	269 0119 901	DTA124EKT96(TAPE)		
	TR505,500	269 0082 902	DTC114EKT97		
	TR507-309	269 0002 902	DTA124EKT96(TAPE)		
			, ,		
	TR511	269 0082 902	DTC114EKT97		
	TR512	269 0119 901	DTA124EKT96(TAPE)		
	TR513	269 0082 902	DTC114EKT97		
	TR514	269 0119 901	DTA124EKT96(TAPE)		
	TR515,516	273 0460 905	KTC2875B-RTK		
	TR517	269 0082 902	DTC114EKT97		
	TR518-522	273 0460 905	KTC2875B-RTK	4	
	TR523,524	269 0082 902	DTC114EKT97		
	TR525-546	273 0460 905	KTC2875B-RTK		
i	TR551,552	273 0460 905	KTC2875B-RTK		

	Ref.No.	Part No.	Part Name		Remarks	New
	D101-106	276 0717 903	1SS355 TE-17			
	D401	276 0717 903	1SS355 TE-17			
	D501-504	276 0717 903	1SS355 TE-17			
	D506	276 0717 903	1SS355 TE-17			
	D508	276 0717 903	1SS355 TE-17			
1	LD101,102	393 9576 903	SELU1E10CXM-002			.
	LD103	393 9504 904	SEL1210S(TP7)	-		
	LD104-106	393 9623 908	SEL2810A(TP7)			
RES	ISTORS GROUP					
	R101	244 2051 929	RS14B3A821JNBST(S)			
	R102	244 2052 960	RS14B3A221JNBST(S)			
	R111,112	244 2052 960	RS14B3A221JNBST(S)			
	R121	244 2051 929	RS14B3A821JNBST(S)		·	
	R126	244 2052 960	RS14B3A221JNBST(S)		·	
	R357	244 2052 928	RS14B3A470JNBST(S)			
	R507	244 2051 974	RS14B3A102JNBST(S)		1	
	R508,509	244 2051 929	RS14B3A821JNBST(S)	•		1
	R511	244 2051 929	RS14B3A821JNBST(S)			
	R639	244 2051 929	RS14B3A821JNBST(S)			
	R664	244 2051 929	RS14B3A821JNBST(S)			
	R723,724	241 2420 946	RD14B2E151JT(PSNB)			
1	R727	241 2420 946	RD14B2E151JT(PSNB)			
	R733-735	241 2420 946	RD14B2E151JT(PSNB)			
	R738	241 2420 946	RD14B2E151JT(PSNB)			
1	R748	241 2420 946	RD14B2E151JT(PSNB)		1	
1.	]					
CAP	ACITORS GROU					
	C102	257 0503 983	CC73CH1H180JT			
	C103	257 0511 904	CK73F1H103ZT			
	C104	257 0509 929	CK73B1H102KT			
	C105	254 4299 964	CE04W1C470MT(SRE)			
	C106,107	257 0512 903	CK73F1E104ZT		J	
	C108	257 0509 929	CK73B1H102KT			
	C112	257 0512 903	CK73F1E104ZT			
	C113	257 0509 929	CK73B1H102KT			
	C114	257 0503 983	CC73CH1H180JT	•		
	C115	257 0509 929	CK73B1H102KT		1	
	C116	257 0511 904	CK73F1H103ZT			
	C117	257 0512 903	CK73F1E104ZT	•		
	C118	257 0511 904	CK73F1H103ZT			
	C119	254 4196 999	CE04W1H220MT (SRA)			
	C120	257 0509 929	CK73B1H102KT		,	
	C121	257 0511 904	CK73F1H103ZT			
	C122	253 8022 707	CK45F2EAC103MC			
	C123	257 0512 903	CK73F1E104ZT		· ·	
	C124-127	257 0501 901	CK73B1H103KT (1608)			
	C128	257 0509 929	CK73B1H102KT			
	C129	257 0501 901	CK73B1H103KT (1608)			
	C301	257 0511 904	CK73F1H103ZT			
	C302,303	257 0509 929	CK73B1H102KT			
	C304	257 3011 919	CF73=1H102JT(ECHUB5)			
	C305	257 3014 929	CF73=1C472JT(ECHUB5)			
	C306	257 3015 944	CF73=1C683JT(ECHUB5)			
1	C307	257 3006 911	CF73=1C104JT(ECHUB5)			
	0001					
	C308	254 4603 958	CE67W1E101MT(P.CAP)			
	i					

DVD-5900/DVD-A11

Ref.No.	Part No.	Part Name	Remarks	New
C316	257 0511 904	CK73F1H103ZT		
C317	257 0509 929	CK73B1H102KT		
C318,319	257 0512 903	CK73F1E104ZT		
C320	257 0501 901	CK73B1H103KT (1608)		
C321	257 0509 929	CK73B1H102KT		
C322	257 0516 954	CK73B1E104KT		
C323	257 0509 929	CK73B1H102KT		
C324 C325	257 0506 951	CC73CH1H101JT		
C325	257 0501 901	CK73B1H103KT (1608) CE04W1C470MT SMG/RE3		
C327	254 4538 939 257 0501 901	CK73B1H103KT (1608)		
C329	254 4524 943	CE04W1H010MT SMG/RE3		
C330-332	254 4524 901	CE04W1H0R1MT SMG/RE3		
C333	257 0516 909	CK73B1E223KT		
C334	254 4533 921	CE04W0J101MT SMG/RE3	-	
C335	257 0512 903	CK73F1E104ZT		
C337	257 0516 909	CK73B1E223KT		
C338	254 4524 901	CE04W1H0R1MT SMG/RE3		
C339	257 0509 929	CK73B1H102KT		
C340	254 4524 901	CE04W1H0R1MT SMG/RE3		
C341	257 0512 903.	CK73F1E104ZT		
C342	254 4525 900	CE04W1H330MT SMG/RE3		
C348	257 0512 903	CK73F1E104ZT		
C349	254 4524 985	CE04W1H100MT SMG/RE3	• •	
C350	257 0501 901	CK73B1H103KT (1608)		
C351	257 0506 951	CC73CH1H101JT		
C352	257 0509 929	CK73B1H102KT		
C353	257 0501 901	CK73B1H103KT (1608)		
C354	257 0506 951	CC73CH1H101JT		
C356	257 0505 907	CC73CH1H560JT	·	
C364	257 0509 929	CK73B1H102KT	·	
C367	257 0512 903	CK73F1E104ZT		
C368	257 0501 901	CK73B1H103KT (1608)		
C369	257 0509 929	CK73B1H102KT		
C401	257 0509 929	CK73B1H102KT		
C402,403	257 0512 903	CK73F1E104ZT		
C404	254 4464 906	CE67C0J101MT		
C405	254 4524 972	CE04W1H4R7MT SMG/RE3		
C406	257 3006 924	CF73=1C103JT(ECHUB5)		
C407	257 0512 903	CK73F1E104ZT		
C408	257 0509 929	CK73B1H102KT		
C409 C410	254 4601 918	CE67W0J471MT(P.CAP)		
C410	257 0512 903 257 0501 901	CK73F1E104ZT CK73B1H103KT (1608)		
C411	257 0501 901	CK73F1H103KT (1008)		
C412 C413-416	257 0511 904	CK73F1E104ZT		
C417	257 0512 903	CK73F1H103ZT		
C418	254 4300 963	CE04W0J101MT(SRE)		
C419	257 0511 904	CK73F1H103ZT		* .
C420-423	257 0512 903	CK73F1E104ZT		
C424	257 0511 904	CK73F1H103ZT		
C425-428	257 0512 903	CK73F1E104ZT	•	
C429	257 0511 904	CK73F1H103ZT		
C430,431	257 0512 903	CK73F1E104ZT		
C432	257 0511 904	CK73F1H103ZT		
C433	257 0512 903	CK73F1E104ZT		
C434	257 3006 924	CF73=1C103JT(ECHUB5)		
C435	257 0512 903	CK73F1E104ZT		
C436	257 0511 904	CK73F1H103ZT		
C437,438	257 0512 903	CK73F1E104ZT		
C439	257 0511 904	CK73F1H103ZT		
C437,438	257 0512 903	CK73F1E104ZT		

Ref.No.	Part No.	Part Name	Remarks	New
C440-445	257 0512 903	CK73F1E104ZT		
C446	254 4300 963	CE04W0J101MT(SRE)		
C447,448	257 0512 903	CK73F1E104ZT		
C449,450	257 0509 929	CK73B1H102KT		
C451	254 4368 934	CE04W1E101MT(ASF)		
C452	254 4601 918	CE67W0J471MT(P.CAP)	·	
C454	254 4368 947	CE04W1E221MT(ASF)		
C455-458	254 4601 918	CE67W0J471MT(P.CAP)		
C459,460	257 3006 924	CF73=1C103JT(ECHUB5)		
C461-463	257 0511 904	CK73F1H103ZT		
C464-466	257 0509 929	CK73B1H102KT		
C473	257 0512 903	CK73F1E104ZT		
C474	257 0509 929	CK73B1H102KT		
C475	257 0511 904	CK73F1H103ZT	1	
C476-478	257 0512 903	CK73F1E104ZT		
C480,481	257 0509 929	CK73B1H102KT		
C485	257 0509 929	CK73B1H102KT		
C486	257 0511 904	CK73F1H103ZT	•	•
C501,502	257 0512 903	CK73F1E104ZT		
C503,504	254 4313 950	CE04W1H101MT(ASF)		
C505	254 4319 750	CE04W1E471MC(ASF)		
C506	257 0501 901	CK73B1H103KT (1608)		
C507	257 0509 929	CK73B1H102KT		
C508	257 0516 954	CK73B1E104KT		
C509	257 0501 901	CK73B1H103KT (1608)		
C510	257 0509 929	CK73B1H102KT		
C511	254 4313 950	CE04W1H101MT(ASF)	•	
C512-514	257 0506 951	CC73CH1H101JT	*	
C515	257 0501 901	CK73B1H103KT (1608)		
C516-518	257 0506 951	CC73CH1H101JT		
C520-522	257 0506 951	CC73CH1H101JT		
C524-526	257 0516 954	CK73B1E104KT		
C527	257 0501 901	CK73B1H103KT (1608)		
C528-530	254 4313 918	CE04W1H100MT(ASF)		
C531	254 4313 950	CE04W1H101MT(ASF)		
C532	257 0501 901	CK73B1H103KT (1608)		
C533	254 4313 918	CE04W1H100MT(ASF)	· ·	
C534,535	257 0501 901	CK73B1H103KT (1608)		
C536	255 4256 955	CQ93P2A103JT(NH2)	**	
C539	255 4256 955	CQ93P2A103JT(NH2)		
C540	254 4313 950	CE04W1H101MT(ASF)		
C541-546	254 4313 934	CE04W1H470MT(ASF)	· ·	
C547-550	254 4313 934 254 4313 918	CE04W1H100MT(ASF)		
C551-553	257 0516 954	CK73B1E104KT		
C554,555	254 4313 918	CE04W1H100MT(ASF)		
C556-561	257 0516 954	CK73B1E104KT		
C566	257 0512 903	CK73F1E104ZT	·	
C568,569	257 0512 903	CK73F1E104ZT		
C574	257 0512 903	CK73F1E104ZT		
C580,581	257 0512 903	CK73F1E104ZT		
C586	257 3011 951	CF73=1H272JT(ECHUB5)		
C587	257 3011 948	CF73=1H222JT(ECHUB5)		
C588,589	257 0512 903	CK73F1E104ZT		
C590-593	255 4254 973	CQ93P2A182JT(NH2)		
C594	257 3011 951	CF73=1H272JT(ECHUB5)		
C595	257 3011 948	CF73=1H222JT(ECHUB5)		
C596-599	257 3011 951	CF73=1H272JT(ECHUB5)		
C600,601	255 4253 974	CQ93P2A681JT(NH2)		
C602,603	255 4256 913	CQ93P2A682JT(NH2)		1
C604,605	255 4253 974	CQ93P2A681JT(NH2)		
C606	255 4257 912	CQ93P2A183JT(NH2)	1	I

	Ref.No.	Part No.	Part Name	Remarks	New
	C607,608	255 4256 913	CQ93P2A682JT(NH2)		
	C609,610	255 4257 912	CQ93P2A183JT(NH2)	· ·	
	C611,612	257 3011 948	CF73=1H222JT(ECHUB5)		
	C613	255 4257 912	CQ93P2A183JT(NH2)		
	C614-623	257 3011 948	CF73=1H222JT(ECHUB5)		
	C624,625	254 4313 950	CE04W1H101MT(ASF)		
	C626-629	257 0512 903	CK73F1E104ZT		
	C630,631	254 4313 950	CE04W1H101MT(ASF)		
	C634,635	254 4313 950	CE04W1H101MT(ASF)	İ	
			CK73F1E104ZT		
	C636-639	257 0512 903			
	C640	254 4598 908	CE04W1H220MTBP(ASF)		
	C641,642	254 4313 950	CE04W1H101MT(ASF)		
	C643	254 4598 908	CE04W1H220MTBP(ASF)	· ·	
	C646,647	257 0503 925	CC73CH1H100DT		
	C648,649	254 4598 908	CE04W1H220MTBP(ASF)		
	C650,651	255 4254 931	CQ93P2A122JT(NH2)		
	C652,653	257 0503 925	CC73CH1H100DT		
	C654-656	254 4598 908	CE04W1H220MTBP(ASF)		
	C657,658	257 0503 925	CC73CH1H100DT		,
	C663-665	254 4313 950	CE04W1H101MT(ASF)		
	C666	257 0512 903	CK73F1E104ZT		
	C667	254 4313 950	CE04W1H101MT(ASF)		
	C668,669	257 0512 903	CK73F1E104ZT		
	C670	254 4313 950	CE04W1H101MT(ASF)		
	C671	257 0512 903	CK73F1E104ZT		
	C672	254 4313 950	CE04W1H101MT(ASF)		
	C678	255 4256 955	CQ93P2A103JT(NH2)		
	C680	255 4256 955	CQ93P2A103JT(NH2)		
	C682	254 4558 702	CE04W1H101MC(RFS)		
	C684	254 4558 702	CE04W1H101MC(RFS)		
	C685-688	254 4313 950	CE04W1H101MT(ASF)		
	C690	255 4256 955	CQ93P2A103JT(NH2)		1 1
	C692	255 4256 955	CQ93P2A103JT(NH2)	·	
	C694	254 4558 702	CE04W1H101MC(RFS)		
	C696	254 4558 702	CE04W1H101MC(RFS)		
	C698	254 4558 702	CE04W1H101MC(RFS)		
	C700	254 4558 702	CE04W1H101MC(RFS)		
	C702	254 4558 702	CE04W1H101MC(RFS)		
	C704	254 4558 702	CE04W1H101MC(RFS)	·	
	C705,706	257 0508 933	CC73CH1H561JT		
	C707,708	255 4253 932	CQ93P2A471JT(NH2)		
	C709-712	257 0509 929	CK73B1H102KT		
	C713,714	255 4253 932	CQ93P2A471JT(NH2)		.
	C724	257 0509 929	CK73B1H102KT	·	
	C725	257 0516 954	CK73B1E104KT		
	C726-731	257 3006 911	CF73=1C104JT(ECHUB5)		
	C746	257 0512 903	CK73F1E104ZT		
1				* *	
					.
ОТН	I ER PARTS GRO	UP		<u> </u>	
	CW034	203 5318 011	3P EH-SCN CON.CORD		*
	CW035	203 5317 009	3P PH-SAN CON.CORD		*
	CW051	203 8524 019	5P SAN-SAN CON.CORD		.*
	CW052	203 8519 037	5P PH-SAN CON.CORD		*
	311002	200 00 10 001	I THORIT CONTO		
	CX032	205 0449 033	3P VH CONNECTOR BASE		
	CX032	205 0343 032	3P CONN.BASE(KR-PH)		
	•		, ,		
	CX052 CX061	205 0355 059	5P KR CON BASE(L)   6P CONN.BASE(KR-PH)		
		205 0343 061			]
	CX171-173	205 1100 038	17P FFC BASE(P=1)		'
	CX191	205 0892 020	19P FFC BASE (P=1)	<u> </u>	

 Ref.No.	Part No.	Part Name	Remarks	New
 CX251	205 1260 004	25P FFC BASE (9610SA		
CX301	205 0892 075	30P FFC BASE (P=1)		
CY025	205 0581 056	2P VH CONNECTOR BASE	·	
CY081	205 0343 087	8P CONN.BASE(KR-PH)		
CY172	205 1006 080	17P FFC BASE(P=1)		
CY301	205 1226 909	30P CONNECTOR(AXN3)S		
CY401	205 1226 912	40P CONNECTOR(AXN3)S		
01401	200 1220 012			-
FB303,304	247 2018 903	RM73B-0R0KT		
FB401	247 2018 903	RM73B-0R0KT		
FB402-412	235 0130 903	CHIP EMIFIL(11A121)		
		CHIP EMIFIL(11A121)		1
FB414-437	235 0130 903			1
FB439-471	235 0130 903	CHIP EMIFIL(11A121)	*	
FB472	235 0048 901	EMI FILTER (103)TP		
FB473	235 0130 903	CHIP EMIFIL(11A121)		
FB487,488	235 0130 903	CHIP EMIFIL(11A121)		
FB518,519	235 0130 903	CHIP EMIFIL(11A121)		ł
				1
FL101	393 8060 009	FL TUBE(17-ST-04GNK)		
			<i>*</i>	
J401	205 0339 004	JM JUMPER CONNECTOR		
		•		
JK301	269 0211 003	GP1FA553TZ		
JK302	204 8648 008	1P PIN JACK(F-GNDAU)		
JK303	205 1153 001	9P S SUB CONNECTOR		
JK306,307	204 8612 005	MINI JACK		
JK309	205 1222 000	RJ-45 JACK(GND)		
JK501,502	204 8682 006	YKC21-3885N(4PJACKAU		1
RL501,502	214 0203 008	RELAY(NA12W-K)		
			·	
S101	212 1030 009	POWER SWITCH (TV-5)		
S102	212 5604 910	TACT SWITCH-TA(ALPS)		
S103	212 0410 002	ROTARY ENCODER-JOG		
S104-111	212 5604 910	TACT SWITCH-TA(ALPS)		
1		3P RE HEADER	•	-
S401	205 0341 018	OF REFIERDER		
ST102	205 1034 007	M3 SCREW TERMINAL		
ST104	205 0452 017	STYLE PIN		ł
ST110	205 1034 007	M3 SCREW TERMINAL	•	İ
T301	231 8063 009	PULSE TRANS		
W703,704	203 0723 009	1P WIRE	for JP	.   "
X101	399 0151 008	X-TAL(4.332MHZ)		
X301	399 0618 004	X'TAL(24.57MHZ)		
X401	399 0805 914	CSTLS16M0X51-A0	·	
	203 0722 000	1P CONTACT ASS'Y		
	415 0299 000	CONDENSER COVER		
	461 1125 118	FL SPACER		

	Ref.No.	Part No.	Part Name	Remarks	New
SEMI	CONDUCTORS		- Contraction		
SEIVII	IC501	263 1078 904	BA05FP	T	
	IC504	262 3302 002	SII170B		*
	IC504	262 1782 909	TC7S08FTE85L		
				:	*
	IC601	262 3237 009	ADV7310	for EQ	
	IC602	263 1158 905	BH7862F	for E2	
	IC603	262 1793 901	TC4W53F	for E2	_
1	IC701	262 3237 009	ADV7310		. "
	IC702	262 1348 903	TC74HC123AF(TP1)		
	IC704-708	263 1082 903	TK15420MTL		
	IC709	262 1793 901	TC4W53F		
	IC710,711	263 1082 903	TK15420MTL		
	IC716,717	262 3301 906	SN74LVC245APW	,	
	IC731	262 2977 917	BA25BC0FP-E2		*
	IC732	262 2977 904	BA18BC0FP-E2		
	IC733	262 3303 001	K4S643232#-TC60	·	
	IC734	262 3239 007	FLI2310		*
	IC801	262 3277 904	SN74LVC157APW-EL2		
			·		
	TR501	273 0460 905	KTC2875B-RTK		
	TR502	275 0110 905	HN1K02FU-TE85L		*
	TR503,504	269 0082 902	DTC114EKT96	İ	
	TR505,506	273 0460 905	KTC2875B-RTK	· ·	
	TR507	269 0082 902	DTC114EKT96		
	TR601-603	271 0293 901	2SA1022-B	for E2	
	TR701	274 0163 904	2SD601A		
	TR702	272 0125 904	2SB709A		
	TR703	271 0293 901	2SA1022-B		•
	TR704	272 0125 904	2SB709A		
	TR705-707	271 0293 901	2SA1022-B		
	TR708	274 0163 904	2SD601A		
	TR709	271 0293 901	2SA1022-B		
	TR710	272 0125 904	2SB709A		'
	TR711-713	271 0293 901	2SA1022-B		
	TR714	272 0125 904	2SB709A		
	TR715,716	274 0163 904	2SD601A		
	TR717	272 0125 904	2SB709A	for JP	
	TR718	274 0163 904	2SD601A	for JP	
	TR719	272 0125 904	2SB709A	for JP	
	TR720	274 0163 904	2SD601A	for JP	
	TR721-723	274 0163 904	2SD601A		
	TR724	272 0125 904	2SB709A	for JP	
	TR725	274 0163 904	2SD601A	for JP	
	111120	2, 10,000			
	D501	276 0717 903	1SS355 TE-17		
	D502	276 0750 902	RB521S-30TE61		
	D503	276 0717 903	1SS355 TE-17		
	D701-704	276 0717 903	1SS355 TE-17	·	
	D731,732	276 0717 903	1SS355 TE-17		
	, , , , , , , , , , , , , , , ,				
RESI	STORS GROUP			<u> </u>	
	RA501-507	247 9002 909	MNR14=330JE0AB		
	RA601-607	247 9002 909	MNR14=330JE0AB		
	RA701-707	247 9002 909	MNR14=330JE0AB		1
	RA715-720	247 9007 917	MNR14=103JE0		
	RA721,722	247 9002 909	MNR14=330JE0AB	1.	

**GU-3514 VIDEO UNIT ASS'Y** 

Ref.No.	Part No.	Part Name	 Remarks	New
VR702-706	211 6148 906	V03PB471MT(RH03ADCS)		
		·		
CADA CITODO ODO			 l	
CAPACITORS GRO	254 4465 934	CE67C1C221MT	 ·	
C502-504	257 0512 903	CK73F1E104ZT		
C505	254 4464 906	CE67C0J101MT		
C505	257 0509 929	CK73B1H102KT		
C515	257 0512 903	CK73F1F102K1		
C517,518	254 4465 918	CE67C1C470MT		
C517,518	254 4465 921	CE67C1C470MT		
C519 C520-522	257 0512 903	CK73F1E104ZT		
C520-522	254 4465 905	CE67C1C220MT		
C524	254 4465 921	CE67C1C100MT	1	
C525	257 0512 903	CK73F1E104ZT		
C526,527	257 0509 929	CK73B1H102KT		
1		CE67C1C100MT		
C531 C533	254 4465 921	CK73F1E104ZT	• .	
C534	257 0512 903 257 0509 929	CK73B1H102KT	1	
C536,537	257 0512 903	CK73F1F102K1		
C538	257 0509 929	CK73B1H102KT		
C538	254 4465 921	CE67C1C100MT		
C542,543	257 0512 903	CK73F1E104ZT		
C544-546	257 0509 929	CK73B1H102KT		
C547	257 0512 903	CK73F1E104ZT		
C551-553	257 0512 903	CK73F1E104ZT		
C554	257 2010 924	CS77B1A470MT		
C601	254 4464 906	CE67C0J101MT		
C602,603 C604	257 0512 903	CK73F1E104ZT		
	254 4464 906	CE67C0J101MT		
C609	257 0512 903	CK73F1E104ZT		
C611	257 0509 903	CK73B1H821KT		
C612	254 4464 906	CE67C0J101MT	·	
C613	257 0512 903	CK73F1E104ZT		
C614	257 0510 921	CK73B1H392KT	f F2	
C615-617	257 0512 903	CK73F1E104ZT	for E2	
C618	254 4464 906	CE67C0J101MT	5 50	
C620,621	254 4571 912	CE67C1H010MT(MV-B)	for E2	
C622,623	254 4465 918	CE67C1C470MT	for E2	
C624	257 0504 908	CC73CH1H220JT	for E2	
C626	257 0512 903	CK73F1E104ZT	for E2	
C627	254 4464 906	CE67C0J101MT	for E2	
C632	254 4464 906	CE67C0J101MT	for E2	
C633	254 4464 951	CE67C0J220MT(MV-B)	for E2	
C634,635	254 4533 947	CE04W0J331MT SMG/RE3	for E2	
C637	257 0511 904	CK73F1H103ZT		
C638	257 0512 903	CK73F1E104ZT		1
C705	254 4464 906	CE67C0J101MT		
C706,707	257 0512 903	CK73F1E104ZT		1 .
C708	254 4464 906	CE67C0J101MT		:
C709	257 0509 929	CK73B1H102KT		
C713	257 0511 904	CK73F1H103ZT		
C714,715	257 0512 903	CK73F1E104ZT		
C717	257 0509 903	CK73B1H821KT		
C718	254 4464 906	CE67C0J101MT		
C719	257 0512 903	CK73F1E104ZT		1
C720	257 0510 921	CK73B1H392KT		
C721	257 0507 934	CC73CH1H221JT		
C723	257 0512 903	CK73F1E104ZT		
C725-729	257 0512 903	CK73F1E104ZT	1	-
C730	254 4464 906	CE67C0J101MT	1	1

Ref.No.	Part No.	Part Name		Remarks	New
C731	257 0509 929	CK73B1H102KT			
C733-737	257 0512 903	CK73F1E104ZT			
C738	257 0502 971	CC73CH1H5R0CT			
C753	257 0509 929	CK73B1H102KT			
C754-757	257 0512 903	CK73F1E104ZT			
C758-761	254 4464 906	CE67C0J101MT		•	
C766	257 0512 903	CK73F1E104ZT			
C767	254 4465 918	CE67C1C470MT			
C768	257 0512 903	CK73F1E104ZT		*	
C769	254 4465 918	CE67C1C470MT		•	
C773-775	257 0512 903	CK73F1E104ZT			
C776	254 4465 918	CE67C1C470MT			
C777,778	254 4464 951	CE67C0J220MT(MV-B)			
C779	257 0512 903	CK73F1E104ZT			
C780,781	254 4464 906	CE67C0J101MT			
C782	254 4464 951	CE67C0J220MT(MV-B)			
C783-786 C787	257 0512 903	CK73F1E104ZT	•		
C787	254 4465 918 254 4464 951	CE67C1C470MT CE67C0J220MT(MV-B)		· ·	
C788-790	257 0512 903	CK73F1E104ZT			
C791 C792,793	257 0512 903	CK73B1H103KT (1608)			
C792,793	257 0504 940	CC73CH1H330JT			
C796	254 4464 906	CE67C0J101MT			
C797,798	254 4572 908	CE67C1C100MT(MV-B)			
C799-801	257 0512 903	CK73F1E104ZT			
C802,803	254 4464 951	CE67C0J220MT(MV-B)			
C804,805	257 0512 903	CK73F1E104ZT			
C806,807	254 4464 951	CE67C0J220MT(MV-B)			
C808-819	257 0504 982	CC73CH1H470JT			
C828	257 0512 903	CK73F1E104ZT		· ·	
C829	257 0501 901	CK73B1H103KT (1608)			
C831,832	257 0506 951	CC73CH1H101JT			
C833,834	257 0512 903	CK73F1E104ZT		for JP	
C835,836	254 4464 951	CE67C0J220MT(MV-B)		for JP	
C837,838	257 0512 903	CK73F1E104ZT		for JP	
C839,840	254 4464 951	CE67C0J220MT(MV-B)		for JP	
C841	254 4464 906	CE67C0J101MT			
C842-844	257 0512 903	CK73F1E104ZT		·	
C845	254 4464 906	CE67C0J101MT			
C846	257 0512 903	CK73F1E104ZT			
C847	254 4464 906	CE67C0J101MT			
C848-850	257 0512 903	CK73F1E104ZT			
C851	257 0511 904	CK73F1H103ZT			'
C852,853	257 0512 903	CK73F1E104ZT			
C854	254 4464 906	CE67C0J101MT			
C855	257 0512 903	CK73F1E104ZT			
C857	254 4464 906	CE67C0J101MT			Ì
C858	257 0512 903	CK73F1E104ZT			l .
C859	257 0511 904	CK73F1H103ZT		and the second second	
C860	257 2010 937	CS77B1A220MT			
C861	254 4464 906	CE67C0J101MT			
C862	257 0512 903	CK73F1E104ZT			
C863	257 0511 904	CK73F1H103ZT			
C864-868	257 0512 903	CK73F1E104ZT			
C869	257 0503 983	CC73CH1H180JT			-
C870	257 0512 903	CK73F1E104ZT	•		
C871	257 0503 983	CC73CH1H180JT			
C872-880	257 0512 903	CK73F1E104ZT			
C881	254 4464 906	CE67C0J101MT			
C882	257 0512 903	CK73F1E104ZT			
C883	254 4464 906	CE67C0J101MT		<u> </u>	

	Ref.No.	Part No.	Part Name	Remarks	New
	C884	257 0511 904	CK73F1H103ZT		
	C885-887	257 0512 903	CK73F1E104ZT		
	C888	257 0501 901	CK73B1H103KT (1608)		
	C889-891	257 0512 903	CK73F1E104ZT		
	C991-997	257 0512 903	CK73F1E104ZT		
		1	· ·		İ
ОТИ	ER PARTS GRO	NIB			
OIA	CX031	205 0233 032	3P EH CONNECTOR BASE		
	CX101	205 1072 933	10PPH CON BASE(TAPE)	for E2	
	CX101	205 1072 933	40P CON SOCKET 9828S	101 E2	*
	CX401,402	205 1276 904	40P CON.SOCKE1 9020S		
	CY041	205 1072 917	4P PH CON BASE(TAPE)		
	CY041	205 1072 917			
			33P FFC BASE(FMNSMT)		
	CY401,402	205 1274 906	40P CON.PLUG 9828B		
	ED500 505	225 0425 005	INDUCTOR(ELC22C220V)		} .
	FB502-505	235 0125 905	INDUCTOR(FLC32C220K)		
	FB731	247 2018 903	RM73BURUKT	•	
	JK501	205 1275 002	24P DVI CONNECTOR		*
	JK701	204 8691 000	2P PIN JACK(AU)		*
	JK702	204 8633 000	2P S-TERMINAL(AU)		
	JK703	204 8690 001	3P PIN JACK(AU)		*
	JK704	204 6755 003	D-CONNECTOR(AU)	for JP	*
	JK707	205 1270 007	3P BNC JACK(JALCO)AU		*
	L602,603	235 0125 905	INDUCTOR(FLC32C220K)	J	,
	L604	235 0125 905	INDUCTOR(FLC32C220K)	for E2	
	L607	235 0125 905	INDUCTOR(FLC32C220K)		
	L702-705	235 0125 905	INDUCTOR(FLC32C220K)		.
	L707,708	261 0159 909	ELB4B584		ļ
	L709	261 0163 908	ELB4B591N		*
	L710	261 0162 909	ELB4C582N		*
	L711-714	235 0125 905	INDUCTOR(FLC32C220K)		1
	L715	235 0060 934	INDUCTOR(470)ST	ĺ	1
	L731	235 0125 905	INDUCTOR(FLC32C220K)	ļ	
	L733	235 0125 905	INDUCTOR(FLC32C220K)	1.	
	W501-503	205 1034 007	M3 SCREW TERMINAL		
	V704	200 0004 000	VITAL (42 EMLIZ)		*
	X731	399 0864 900	X'TAL(13.5MHZ)	1	
	1	1	l	1	1

Ref.No.	Part No.	Part Name	Remarks	New
SEMICONDUCTOR	S GROUP	<u>'</u>		
IC901	262 3283 008	STR-F6652(LF1351)		*
IC902,903	262 3047 008	PC123 Y-22		
IC904	263 1185 907	TL431ACLP		*
IC909	263 1179 007	NJM7805FA(SS)-#4MS		
IC910	263 1186 003	SI-8033S(LF1101)		*
IC911	263 1179 023	NJM7808FA(SS)-#4MS		*
IC913	268 0074 904	ICP-N20T		
IC914	263 1179 007	NJM7805FA(SS)-#4MS		
IC951	263 1179 007	NJM7805FA(SS)-#4MS		
IC952	263 0554 005	NJM7905FA		
IC953	263 1179 049	NJM7812FA(SS)-#4MS	. 1	*
IC954	263 0641 002	NJM7912FA		
IC955	263 1179 023	NJM7808FA(SS)-#4MS		*
IC956	263 1179 007	NJM7805FA(SS)-#4MS		
TR901	273 0303 910	2SC1740S(S)-T		
TR902	272 0083 004	2SB1185(E/F)		
TR903	269 0083 901	DTA114EKT96	·	
TR904,905	274 0036 905	2SD468(C)TF		
TR906	269 0083 901	DTA114EKT96		
TR908	275 0106 906	HAT2053M(TAPE)		
TR909	274 0036 905	2SD468(C)TF		
TR910	269 0083 901	DTA114EKT96		
TR911-913	269 0082 902	DTC114EKT96		
D901-904	276 0729 904	EM01AT (V1)	·	
D905	276 0730 906	AG01ZT (V1)		
D906	276 0724 909	SARS01T (V1)		
D907-909	276 0730 906	AG01ZT (V1)		
D910	276 0745 904	RB411DT146	·	
D911	276 0757 002	FML-G12S		
D912	276 0783 005	FMB-2204	·	
D914,915	276 0730 906	AG01ZT (V1)	·	
D916-919	276 0401 905	1SS133T77 (TAPE)		
D920	276 0753 006	RK33 LF-C4		
D921	276 0401 905	1SS133T77 (TAPE)		
D952	276 0305 001	S4VB20		
D953-956	276 0765 900	1SR139-400T-31		
ZD901	276 0457 904	HZS4C-1TD		
TH901	279 0044 002	NTH11D8R0LA	·	
RESISTORS				
GROUP	044 0077 700	DOMADODOS A INDE (EDG)	5 50	
R901	244 2675 729	RS14B3D224JNBF (ERG)	for E2	
R901	244 2675 716	RS14B3D683JNBF (ERG)	for E3, JP	
R902,903	244 2671 956	RS14B3DR47JNBST(S)		
R906	244 2675 729	RS14B3D224JNBF (ERG)		
R907	244 2675 703	RS14B3D470JNBF (ERG)		
R916	244 2052 973	RS14B3A561JNBST(S)		
R920	244 2052 944	RS14B3A152JNBST(S)		
R939	244 2043 908	RS14B3A681JNBST(S)		
R951	244 2051 974	RS14B3A102JNBST(S)		
R952	244 2043 940	RS14B3A222JNBST(S)		

**GU-3515 POWER UNIT ASS'Y** 

Ref.No.	Part No.	Part Name	Remarks	N
R955-957	247 2018 903	RM73B-0R0KT	for JP	
R965	244 2043 908	RS14B3A681JNBST(S)		
CAPACI-		·		
TORS				
GROUP	252 0020 700	CKAECOTA COOOMO (KV)	for E2 E2	
C895	253 8029 700	CK45F2EAC222MC (KX)	for E3, E2	
C896	257 0512 903	CK73F1E104ZT	f F2 F2	İ
C897	257 0511 904	CK73F1H103ZT	for E3, E2	
C898	257 0512 903	CK73F1E104ZT	for E3, E2	
C899	257 0511 904	CK73F1H103ZT	for E3, E2	
C900	257 0512 903	CK73F1E104ZT	for E3, E2	
C901	253 8022 707	CK45F2EAC103MC		
C902	256 8038 017	CF992EAC224M		
C903	256 8038 004	CF99-2EAC104M		
C904	257 0512 903	CK73F1E104ZT	for E3, E2	
C905	257 0511 904	CK73F1H103ZT	for E3, E2	
C906	257 0512 903	CK73F1E104ZT	for E3, E2	
C907	257 0511 904	CK73F1H103ZT	for E3, E2	
C908	254 4589 700	CE04W2G470MC (KMG)	for E2	
C908	254 4589 713	CE04W2G101MC(KMG)	for E3, JP	
C909	253 4546 708	CC45SL3D471JC		
C910	257 0512 903	CK73F1E104ZT		
C911	257 0511 904	CK73F1H103ZT	for E3, E2	
C912	253 4452 902	CC45SL1H471JT		1
C913	253 9030 963	CK45=1E103KT		
C914	254 4522 945	CE04W1V470MT SMG/RE3		
C915	253 8028 701	CK45R3A222KC		
C916	255 1249 936	CQ93M1H821JT (B)	·	
C917	253 8029 700	CK45F2EAC222MC (KX)		
C918	254 4592 742	CE04W1C222MCK30(LXV)		
C919	254 4596 706	CE04W1C122MC J30(LXJ	·	İ
C920,921	254 4591 905	CE04W1H101MT (KMF)		ľ
C922	254 4596 706	CE04W1C122MC J30(LXJ		
C923	253 9030 921	CK45=1E222KT	, in the second of the second	1
C924	257 0512 903	CK73F1E104ZT		
C925	254 4533 921	CE04W0J101MT SMG/RE3		
C926,927	254 4538 955	CE04W1C221MT SMG/RE3	•	
C929	254 4525 913	CE04W1H470MT SMG/RE3		
C930	254 4538 942	CE04W1C101MT SMG/RE3		
C931	257 0512 903	CK73F1E104ZT		
C933	257 0512 903	CK73F1E104ZT		
C934	254 4539 705	CE04W1C102MC SMG/RE3	•	
C935	257 0512 903	CK73F1E104ZT		
C936	254 4533 921	CE04W0J101MT SMG/RE3		
C938,939	254 4533 921	CE04W0J101MT SMG/RE3		
C940,941	257 0512 903	CK73F1E104ZT		
C943	254 4596 706	CE04W1C122MC J30(LXJ		
C944	254 4522 945	CE04W1V470MT SMG/RE3		
C945		CE04W1C101MT SMG/RE3		
C945 C946-948	254 4538 942	CK73F1E104ZT		
	257 0512 903		.	
C949	257 0511 904	CK73F1H103ZT		
C950-952	257 0512 903	CK73F1E104ZT		
C953	257 0511 904	CK73F1H103ZT		
C954-959	257 0512 903	CK73F1E104ZT	F. F. F.	
C960	257 0511 904	CK73F1H103ZT	for E3, E2	
C961,962	257 0509 929	CK73B1H102KT	for E3, E2	
C963	257 0511 904	CK73F1H103ZT	for E3, E2	
C964	257 0512 903	CK73F1E104ZT	for E3, E2	
C965-967	255 4256 955	CQ93P2A103JT(NH2)		
C970,971	254 4558 731	CE04W1H332MC(RFS)	i i	1

	Ref.No.	Part No.	Part Name	Remarks	New
	C972,973	254 4599 703	CE04W1C222MC (KMF)		
	C974-976	257 0511 904	CK73F1H103ZT		
	C979,980	254 4558 728	CE04W1H471MC(RFS)		
	C981,982	254 4368 947	CE04W1E221MT(ASF)		
	C985,986	257 0509 929	CK73B1H102KT		
	C987,988	257 0512 903	CK73F1E104ZT	· ·	
	C989	257 0511 904	CK73F1H103ZT		
	C990	257 0511 904	CK73F1E104ZT		
	ł		CK73F1E104ZT	for E3,E2	
	C991,992	257 0512 903		IOI E3,E2	
١,	C993	253 9030 963	CK45=1E103KT		
	C994	253 9030 989	CK45=1E223KT	•	
	C995	254 4313 918	CE04W1H100MT(ASF)		
	C996,997	255 4256 955	CQ93P2A103JT(NH2)		
	C998	254 4313 950	CE04W1H101MT(ASF)		
	C999	257 0512 903	CK73F1E104ZT	· ·	
	OTHER				
	PARTS				
	GROUP				
	AS901	417 0610 012	HEAT SINK(OSH-2440)	for E2	*
	AS901	417 0610 012	HEAT SINK(OSH-2430)	for E3, JP	
	AS909		, ,	10, 51	*
	į.	417 0651 107	HEAT PLATE		
	AS910	417 0476 023	RADIATOR		ľ
	AS912	417 0592 004	HEAT SINK		
	AS951,952	417 0476 010	RADIATOR		
	AS953,954	417 0476 036	RADIATOR		
	AS955,956	417 0476 010	RADIATOR		
0.	CW031	203 5318 008	3P EH-SCN CON.CORD		*
	CX024	205 0581 001	2P VH CONNECTOR BASE		
		J	•		
	CX025	205 0581 056	2P VH CONNECTOR BASE		
	CX026	205 1093 006	2P VH CONNECTOR BASA	·	
	CX034	205 0233 032	3P EH CONNECTOR BASE	· · ·	
	CX035	205 0343 032	3P CONN.BASE(KR-PH)		
	CX036	205 0343 032	3P CONN.BASE(KR-PH)	for E2	
	CX041	205 0343 045	4P CONN.BASE(KR-PH)		
	CX062	205 0653 065	6P VH CONNECTOR BASE		
	CX081	205 0343 087	8P CONN.BASE(KR-PH)		
	CX101	205 0375 000	10P CON.BASE(KR-PH)		
	CY032	205 0653 036	3P VH CON.BASE		
	F901	206 1075 001	FUSE (1A)	for E2	
	F901	206 1072 020	FUSE 1.6A	for E3, JP	
	F902	206 1075 030	FUSE(2.0A)	for E2	
	F902	206 1072 033	FUSE 2A	for E3, JP	*
	FF901,902	202 0040 909	FUSE CLIP (TAPE)		'
	FH901,902	202 0040 909	FUSE CLIP (TAPE)		
	111001,002	202 0040 909	TOOL OLII (IAI E)		
	L902	235 0157 009	PLA10AN7720R7D2B		
	L904	235 0142 917	COIL LHL08TB4R7MT		
	L906	235 0142 904	COIL LHL08TB220KT	1	
	L908,909	235 0142 920	COIL LHL08TB100KT		
	L911	235 0167 905	COIL LHL13TB680KT		*
	RL901	214 0202 009	RELAY DG1U TV-8		
	omos i se =				
	ST901,902	205 0452 017	STYLE PIN		
1.	ST903	205 0452 017	STYLE PIN	for E2	1

DVD-5900/DVD-A11	130

	Ref.No.	Part No.	Part Name	Remarks	New
	ST991-995	205 0452 017	STYLE PIN		
	T901	233 6454 001	SW TRANSFORMER(WIDE)		1
	W902	205 1034 007	M3 SCREW TERMINAL		
	·	440 0400 045	COLUMN DI ATT	J	
		412 2160 015	COMMON PLATE		
		471 2305 015	3X10 CFS		
		471 3303 016	3X6 CBS-Z		
ļ		471 3304 015	3X8 CBS-Z		
-		471 3305 027	3X10 CBS		
		513 3827 045	FUSE LABEL	for E2	
		513 3827 058	FUSE LABEL	for E2	
		513 3827 061	FUSE LABEL	for E2	1
)		}			

	Ref.No.	Part No.	Part Name	Remarks	Nev
EMI	CONDUCTORS	GROUP			•
	IC103	262 3268 900			*
	IC104	262 3269 909	SN74LVC125APW-EL2		*
	IC106	262 3260 908	FCX0-03(24.576M/30)	·	*
	IC108	262 3260 908	FCX0-03(24.576M/30)		*
	IC110	262 3261 907	CY2302		*
	IC111	262 3274 004	TSB41AB2		*
	IC201	262 3262 003	DM1000-DVD		*
	IC202	262 3268 900	SN74LVC00APW-EL2		*
	IC203	262 3264 904	RN5VD15AA	·	*
	IC204	262 3272 909	SN74LVC1G08DBV		*
	IC205	262 3265 903	LM1117MPX-1.8		*
	IC206	262 3263 905	RN5VD30AA		*
	IC208	1			*
		262 3273 908	SN74LV4051APW-EL2	M201M460DD70N14	
	IC401	GEN6485	IC401 1394 ROM SUB ASS'Y	M29W160DB70N1	
	IC402	262 3266 009	IC61LV25616-10T		
	IC501	262 2518 907	SN74LV74APW-EL2		
	IC503	262 3268 900	SN74LVC00APW-EL2		
	IC504	262 3277 904	SN74LVC157APW-EL2		*
	IC505	262 3261 907	CY2302		*
	IC507	262 3277 904	SN74LVC157APW-EL2		*
	IC509	262 3268 900	SN74LVC00APW-EL2		*
	IC510,511	262 3276 905	SN74LVC1GU04DBV		*
	IC512	263 0686 902	BA10358FT		
	TR501,502	269 0083 901	DTA114EKT96		
	D103	276 0750 902	RB521S-30TE61		
	D203	276 0717 903	1SS355 TE-17	*	
	D501-504	276 0795 909	HVU363A		*
APA	ACITORS GROU	IP			
	C104	257 0509 929	CK73B1H102KT		
	C105	257 0516 954	CK73B1E104KT		
	C119	257 0513 902	CK73F1A105ZT		
	C120	257 0507 934	CC73CH1H221JT		
	C122	257 0507 934	CC73CH1H221JT		
	C123	057 0540 000	01/7054440575	*	1
		20/ 00/3 902	CK73F1A105ZT		
	C124	257 0513 902 257 0504 982	CC73CH1H470JT		
	1	257 0504 982	CC73CH1H470JT		
	C125	257 0504 982 254 4572 908	CC73CH1H470JT CE67C1C100MT(MV-B)		
	C125 C126	257 0504 982 254 4572 908 257 0516 954	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT		
	C125 C126 C127	257 0504 982 254 4572 908 257 0516 954 257 0509 929	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT		
	C125 C126 C127 C128	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B)		
	C125 C126 C127 C128 C129,130	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT		
	C125 C126 C127 C128 C129,130 C131	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B)		
	C125 C126 C127 C128 C129,130 C131 C132	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT		
	C125 C126 C127 C128 C129,130 C131 C132 C133	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929 257 0516 954	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT CK73B1H102KT CK73B1H102KT		
	C125 C126 C127 C128 C129,130 C131 C132 C133 C134,135	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929 257 0516 954 257 0509 929	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT CK73B1H102KT CK73B1E104KT CK73B1H102KT		
	C125 C126 C127 C128 C129,130 C131 C132 C133 C134,135 C136	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929 257 0516 954 257 0509 929 257 0516 954	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT		
	C125 C126 C127 C128 C129,130 C131 C132 C133 C134,135 C136 C137	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929 257 0516 954 257 0509 929 257 0516 954 254 4572 908	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H104KT		
	C125 C126 C127 C128 C129,130 C131 C132 C133 C134,135 C136 C137	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929 257 0516 954 257 0509 929 257 0516 954	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT		
	C125 C126 C127 C128 C129,130 C131 C132 C133 C134,135 C136 C137	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929 257 0516 954 257 0509 929 257 0516 954 254 4572 908	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H104KT		
	C125 C126 C127 C128 C129,130 C131 C132 C133 C134,135 C136 C137	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929 257 0516 954 257 0509 929 257 0516 954 254 4572 908 257 0516 954	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT		
	C125 C126 C127 C128 C129,130 C131 C132 C133 C134,135 C136 C137 C138 C140	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929 257 0516 954 257 0509 929 257 0516 954 254 4572 908 257 0516 954 257 0516 954 257 0516 954	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1H102KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT		
	C125 C126 C127 C128 C129,130 C131 C132 C133 C134,135 C136 C137 C138 C140 C141	257 0504 982 254 4572 908 257 0516 954 257 0509 929 254 4572 908 257 0516 954 254 4572 908 257 0509 929 257 0516 954 257 0509 929 257 0516 954 254 4572 908 257 0516 954 257 0516 954 257 0516 954 257 0516 954 257 0516 954	CC73CH1H470JT CE67C1C100MT(MV-B) CK73B1E104KT CK73B1H102KT CE67C1C100MT(MV-B) CK73B1E104KT CE67C1C100MT(MV-B) CK73B1H102KT CK73B1H102KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT CK73B1E104KT		

**GU-3517 IEEE 1394 UNIT ASS'Y** 

	Ref.No.	Part No.	Part Name	Remarks	New
-	C159	257 0509 929	CK73B1H102KT		
	C161-163	257 0509 929	CK73B1H102KT		
	C164	257 0516 954	CK73B1E104KT	·	i
	C165	257 0509 929	CK73B1H102KT	· .	!
	C166	257 0516 954	CK73B1E104KT		
	C168	257 0509 929	CK73B1H102KT		
	C169	257 0516 954	CK73B1E104KT		
	C173	257 0504 982	CC73CH1H470JT	·	
	C174	257 0509 929	CK73B1H102KT		i
	C175	257 0516 954	CK73B1E104KT		
	C201,202	257 0509 929	CK73B1H102KT	į į	
	C203	257 0516 954	CK73B1E104KT		
,	C204	257 0509 929	CK73B1H102KT		
	C205,206	257 0516 954	CK73B1E104KT		
1	C207-209	254 4572 908	CE67C1C100MT(MV-B)	1	ļ
	C211	254 4572 908	CE67C1C100MT(MV-B)		]
	C213	257 0516 954	CK73B1E104KT		
	C214	257 0509 929	CK73B1H102KT	·	
	C217	254 4572 908	CE67C1C100MT(MV-B)		
	C218	257 0516 954	CK73B1E104KT		
1	C219,220	257 0509 929	CK73B1H102KT		!
	C221	257 0516 954	CK73B1E104KT		
	C222	254 4464 951	CE67C0J220MT(MV-B)		,
	C223	257 0509 929	CK73B1H102KT		
	C224	257 0516 954	CK73B1E104KT		
	C225	254 4572 908	CE67C1C100MT(MV-B)	·	
	C226	257 0509 929	CK73B1H102KT		
İ	C227	257 0516 954	CK73B1E104KT		
	C228,229	254 4572 908	CE67C1C100MT(MV-B)		
	C230	257 0516 954	CK73B1E104KT		
	C231	257 0509 929	CK73B1H102KT	·	
1	C232	254 4572 908	CE67C1C100MT(MV-B)		[
	C233-235	257 0509 929	CK73B1H102KT		
	C236	257 0516 954	CK73B1E104KT		
	C237	257 0509 929	CK73B1H102KT		
	C238	257 0516 954	CK73B1E104KT	1	ĺ
	C239	257 0509 929	CK73B1H102KT		!
	C240,241	257 0506 951	CC73CH1H101JT		
	C242	257 0516 954	CK73B1E104KT		
	C243	257 0509 929	CK73B1H102KT	·	ĺ
	C244	257 0516 954	CK73B1E104KT		
	C245	257 0509 929	CK73B1H102KT		
	C246	257 0516 954	CK73B1E104KT		
	C248	254 4465 921	CE67C1C100MT	1	ĺ
	C401,402	257 0516 954	CK73B1E104KT		
	C403,404	257 0509 929	CK73B1H102KT		ļ
	C405	257 0516 954	CK73B1E104KT		
ì	C406	257 0509 929	CK73B1H102KT	1	
	C407	257 0516 954	CK73B1E104KT		
,	C501	257 0509 929	CK73B1H102KT	·	
	C502	257 0516 954	CK73B1E104KT	·	
l	C505	257 0509 929	CK73B1H102KT		
	C506	257 0516 954	CK73B1E104KT	. 1	
	C507	257 0509 929	CK73B1H102KT		
	C508	257 0516 954	CK73B1E104KT		l .
	C509	257 0509 929	CK73B1H102KT		
	C510	257 0516 954	CK73B1E104KT	·	
	C511	257 0509 929	CK73B1H102KT		
	C512	257 0516 954	CK73B1E104KT	· 1	
1	C513	257 0509 929	CK73B1H102KT	<b>,</b>	
		i	CK73B1E104KT	1	

	Ref.No.	Part No.	Part Name	Remarks	New
	C515	257 0509 929	CK73B1H102KT		
	C516,517	257 0516 954	CK73B1E104KT		
	C518	257 0509 929	CK73B1H102KT		
	C521	257 0511 904	CK73F1H103ZT		
	C522	257 0509 929	CK73B1H102KT		
	C523	257 0511 904	CK73F1H103ZT		
	C524	257 0509 929	CK73B1H102KT		
	C525	257 0516 954	CK73B1E104KT		
	C526	257 0509 929	CK73B1H102KT		
	C527	257 0516 954	CK73B1E104KT		
	C528	257 0509 929	CK73B1H102KT		
	C529	257 0516 954	CK73B1E104KT		
	C530	257 0509 929	CK73B1H102KT		
	C535	257 0516 954	CK73B1E104KT		
	C536	254 4465 905	CE67C1C220MT		
	C537	257 0516 954	CK73B1E104KT		
	C538,539	257 0509 929	CK73B1H102KT		
	C540	257 0516 954	CK73B1E104KT		
	C541,542	257 0509 929	CK73B1H102KT		
,	C543	257 0516 954	CK73B1E104KT		
	C544,545	257 0509 929	CK73B1H102KT		
	C546	257 0516 954	CK73B1E104KT		
	C547	254 4571 912	CE67C1H010MT(MV-B)		
	C554	257 0509 929	CK73B1H102KT		
	C555	257 0516 954	CK73B1E104KT		
	C558,559	254 4571 912	CE67C1H010MT(MV-B)		
OTHE	R PARTS GRO				
	CN201	205 1072 959	7P PH CON.BASE		
	0)44=0	00= 4470 000			
	CY173	205 1170 903	17P FFC BASE(FMNBMTT		
	CY191	205 1170 916	19P FFC BASE(FMNBMTT		
	FB101,102	235 0130 903	CHIP EMIFIL(11A121)		
	FB503	235 0147 909	E.FIL(BLM21PG221SN1)		
	FB504-516	235 0130 903	CHIP EMIFIL(11A121)		
	FB517	235 0147 909	E.FIL(BLM21PG221SN1)		, i
	FB518-523	235 0130 903	CHIP EMIFIL(11A121)		
	FB524	235 0147 909	E.FIL(BLM21PG221SN1)		
	FB525,526	235 0130 903	CHIP EMIFIL(11A121)		
,	JK101,102	205 1269 005	4P IEEE1394 JACK(H)		*
	,				
	L101-104	235 0168 904	DLP31SN221SL2		*
1.	S201	212 4807 909	TACT SW(SKQDAA)		
	SY101-108	276 0797 907	PGB0010603NR		*
	W101,102	205 1034 007	M3 SCREW TERMINAL		
	X501	399 0911 905	X'TAL(24.5760 FCX03)		*
	X502	399 0910 906	X'TAL(22.5792 FCX03)		*
L					<u> </u>
L					

#### **1U-3426B DSP UNIT ASS'Y**


Ref.No.	Part No.	Part Name		Remarks	Ne
MICONDUCTO	RS GROUP				
IC801	262 3245 004	ADSST-MEL100-DVD			*
IC802	262 2729 903	SN74LV02APW-EL2			
IC803,804	262 2642 909	SN74LV573APW-EL2		•	
IC805	GEN6332	IC805 DSP1 CPU SUB ASS'Y		M29W160DB90N1	
IC806	262 2916 004	64M SDRAM(TSOP)			
IC808	262 3063 901	FCX0-03(25.000MHZ)			
IC901	262 3245 004	ADSST-MEL100-DVD			*
IC902	262 2729 903	SN74LV02APW-EL2			
IC903,904	262 2642 909	SN74LV573APW-EL2			
IC905	GEN6333	IC905 DSP2 CPU SUB ASS'Y		M29W160DB90N1	
IC906	262 2916 004	64M SDRAM(TSOP)			
D801	276 0750 902	RB521S-30TE61			
D901	276 0750 902	RB521S-30TE61			
		,			
PACITORS GR	ROUP				<del>'</del>
C801	257 5009 974	CK73F1C104ZT			
C802	257 5006 993	CK73B1H102KT			
C803	254 4603 916	CE67W1E100MT(P.CAP)			
C804	257 5009 974	CK73F1C104ZT	•		
C805	257 5006 993	CK73B1H102KT			
C806	254 4614 905	CA67C0J221MT(SVP)			
C807-809	257 5009 974	CK73F1C104ZT			
C810-812	257 5006 993	CK73B1H102KT			
C813	254 4601 918	CE67W0J471MT(P.CAP)			
C814-819	257 5009 932	CK73F1E223ZT			
C820	257 5009 974	CK73F1C104ZT			
C821	257 5006 993	CK73B1H102KT			
C822	254 4603 916	CE67W1E100MT(P.CAP)			
C901	257 5009 974	CK73F1C104ZT			
C902	257 5006 993	CK73B1H102KT			
C903	254 4603 916	CE67W1E100MT(P.CAP)			
C904	257 5009 974	CK73F1C104ZT			
C905	257 5006 993	CK73B1H102KT			
C906	254 4614 905	CA67C0J221MT(SVP)			
C907-909	257 5009 974	CK73F1C104ZT			
C910-912	257 5006 993	CK73B1H102KT			
C913	254 4601 918	CE67W0J471MT(P.CAP)			1
C914-919	257 5009 932	CK73F1E223ZT			
	25, 5555 552				
HER PARTS G	POUR				
CX301	205 1227 908	30P CONNECTOR(AXN4)H			ı
CX401	205 1227 911	40P CONNECTOR(AXN4)H			
		·			
S801	212 4807 909	TACT SW(SKQDAA)	-		
S901	212 4807 909	TACT SW(SKQDAA)		1	l

## GU-3442A SCART UNIT ASS'Y (Europe model only)

	Ref.No.	Part No.	Part Name	Remarks	New
SEMI	CONDUCTORS	GROUP			•
	IC851-854	262 0707 901	TC4053BF (TAPE)		
	IC855	262 1793 901	TC4W53F		
	IC856	262 2534 907	BA7660FS-E2		
	IC857	263 1115 906	NJM2267M (TE2)	İ	
	IC858	262 0707 901	TC4053BF (TAPE)		
	TR851,852	269 0054 901	DTC144EKT96		
	TR853	269 0085 909	DTC144TKT96		
	TR854,855	269 0054 901	DTC144EKT96		
	TR856	269 0123 900	DTC124TKT146		
	TR857	269 0119 901	DTA124EKT96(TAPE)		
	TR858	269 0123 900	DTC124TKT146		
	TR859	269 0119 901	DTA124EKT96(TAPE)		
	TR860	271 0260 905	2SA1036KT146(S/R)		
	TR861	273 0437 909	2SC2411K-T146		
	TR862-864	269 0054 901	DTC144EKT96		
	TR865	273 0437 909	2SC2411K-T146		
	TR866	271 0260 905	2SA1036KT146(S/R)		
i	TR867	269 0054 901	DTC144EKT96		
	TR868	271 0260 905	2SA1036KT146(S/R)		
	TR869	273 0437 909	2SC2411K-T146	·	
	TR870	269 0054 901	DTC144EKT96		
	TR871	271 0260 905	2SA1036KT146(S/R)		
	TR872	272 0125 904	2SB709A		
	TR873	273 0437 909	2SC2411K-T146		•
	TR874	272 0125 904	2SB709A		
	D851	276 0679 902	MA152A(TAPE)		
	D852	276 0628 908	MA152WK		
	D853	276 0679 902	MA152A(TAPE)		
	ZD851	276 0683 969	UDZS12B-TE17		
	ZD852	276 0683 972	UDZS13B-TE17		
		·			
CAPA	ACITORS GROU			<u> </u>	
	C801,802	247 2018 903	RM73B0R0KT		
	C809	257 0512 903	CK73F1E104ZT		
	C810	257 0511 904	CK73F1H103ZT		
	C811	257 0509 929	CK73B1H102KT		
	C831	254 4299 964	CE04W1C470MT(SRE)		
	C832,833	254 4300 963	CE04W0J101MT(SRE)		
	C834,835	257 0512 903	CK73F1E104ZT		
	C836,837	257 0508 917	CC73CH1H471JT	•	
	C838,839	257 0512 903	CK73F1E104ZT		
	C841-844	257 0512 903	CK73F1E104ZT		
	C845,846	257 0508 917	CC73CH1H471JT		
	C847,848	257 0506 951	CC73CH1H101JT		
	C851,852	257 0506 951	CC73CH1H101JT		
	C853	254 4299 964	CE04W1C470MT(SRE)		
	C854,855	254 4300 963	CE04W0J101MT(SRE)		
	C856-859	257 0512 903	CK73F1E104ZT		
	C860,861	254 4300 963	CE04W0J101MT(SRE)		
	C862	257 0512 903	CK73F1E104ZT		
	C863	254 4300 963	CE04W0J101MT(SRE)		
	C864,865	257 0512 903	CK73F1E104ZT		

DVD-5900/DVD-A11

Ref.N	o. Part No.	Part Name	Remarks	New
C866-868	254 4299 964	CE04W1C470MT(SRE)		
C869	254 4300 963	CE04W0J101MT(SRE)		
C870	254 4299 919	CE04W1C220MT(SRE)		
C871	254 4300 963	CE04W0J101MT(SRE)		
C872	254 4299 919	CE04W1C220MT(SRE)		
C873	254 4300 963	CE04W0J101MT(SRE)		
C874	254 4299 919	CE04W1C220MT(SRE)		
C875	257 0512 903	CK73F1E104ZT		
C876	254 4300 963	CE04W0J101MT(SRE)		
C877,878	257 0512 903	CK73F1E104ZT		
C879	257 0511 904	CK73F1H103ZT		
C880	257 0509 929	CK73B1H102KT		
C890,891	247 2018 903	RM73B-0R0KT		İ
C896,897	257 0512 903	CK73F1E104ZT		
C898,899	254 4300 963	CE04W0J101MT(SRE)		
	•			
OTHER PARTS	GROUP		municipal and the second secon	
CX031	205 0355 033	3P KR CON BASE(L)		
CX052	205 0355 059	5P KR CON BASE(L)		1
CY102	205 0480 005	10P KR CON BASE(L)		
FB801-81		CHIP EMIFIL(11A121)	•	
FB851-86	235 0130 903	CHIP EMIFIL(11A121)		
JK851,85	2 204 6649 009	RGB CONNECTOR		
L851,852	235 0070 911	INDUCTOR(220)ST		
W801,802	414 0903 005	SCART SHIELD PLATE		
·	464 0445 007	BURDED QUEET		
	461 0415 007	RUBBER SHEET		



## PARTS LIST OF EXPLODED VIEW

Note: The symbols in the column "Remarks" indicate the following destinations.

E3: U.S.A. & Canada model

E2: Europe model


JP: Japan model

	Ref.No.	Part No.	Part Name	Remarks	Q'ty	New
	1	GU-3512	MAIN PWB UNIT		1	
	2	GU-3513	AUDIO/DISP UNIT(E3)	for E3	1	
	2	GU-3513A	AUDIO/DISP UNIT(-N)	for JP	1	
		GU-3513B	AUDIO/DISP UNIT(E2)	for E2	1	
	-2-1		AUDIO UNIT			
	2-2		DISPLAY UNIT	· ·		
	2-3		LED UNIT			
	- 2-4		SW UNIT			
	2-4		P.SW UNIT			
	1	GU-3514		for E3	1	
	3 3		VIDEO UNIT	for JP	'1	
	3	GU-3514A	VIDEO UNIT(-N)	for E2	1	
		GU-3514B	VIDEO UNIT(E2)	· IOI EZ	'	
	3-1		VIDEO UNIT			
	3-2		DVI UNIT			
	<u></u> □3-3		JOINT UNIT	l. =0		
	4	GU-3515	POWER PWB UNIT	for E3	1	
	4	GU-3515A	POWER PWB UNIT(-N)	for JP	0	
	4	GU-3515B	POWER PWB UNIT(E2)	for E2	1	
	L-4-1		D.POWER UNIT			
	L-4-2		A.POWER UNIT			
	5	GU-3517	IEEE1394 UNIT	· ·	1	
	6	1U-3426B	DSP UNIT B	for E2,JP	1	
	. 7	GU-3442A	SCART PWB UNIT	for E2	1	
	11	102 0665 026	TOP COVER (BK)	for E3,E2 black model	1	*
	11	102 0665 039	TOP COVER (GO)	for E2 gold model, JP	1	*
	12	104 0334 007	FOOT		4	*
	13	105 1382 006	INSIDE PLATE		1	
	14	105 1382 019	BOTTOM COVER		1	
	15	105 1403 105	TOP COVER DAMPER		1	
	16	105 1432 309	REAR PANEL(E3)BK	for E3	1	*
	16	105 1432 312	REAR PANEL(-N)GO	for JP	1	*
	16	105 1432 325	REAR PANEL(E2)GO	for E2 gold model	1	*
	16	105 1432 338	REAR PANEL(E2)BK	for E2 black model	1	*
	17	112 0918 107	SELECT KNOB ASS'Y BK	for E3.E2 black model	1	*
	17	112 0918 110	SELECT KNOB ASS'Y GO	for E2 gold model, JP	1	
	18	113 1981 107	POWER KNOB ASS'Y(BK)	for E3,E2 black model	1	*
	18	113 1981 110	POWER KNOB ASS'Y(GO)	for E2 gold model, JP	1	
	19	125 0075 020	CHUKOH TAPE	for JP	50	
	20	129 0213 004	TRANS DAMPER	for JP	1	
	21		BASS RUBBER (S)	for JP		
	22	129 0215 002 129 0253 048	RUBBER SHEET	loi or	2	
	. 1		DENON BADGE	for E3,E2 black model	1	
	25	131 0158 007				
	25	131 0158 010	DENON BADGE	for E2 gold model, JP		'
	26	135 0067 006	DVD-A PLATE	for E3,E2 black model	1	
	26	135 0067 019	DVD-A PLATE	for E2 gold model, JP		
	27	135 0068 018	SACD PLATE	for E3,E2 black model	1	
	27	135 0068 021	SACD PLATE	for E2 gold model, JP	1	
	28	143 1110 005	LENS		4	
	29	143 1168 109	WINDOW		1	*
	30	143 1169 205	DISPLAY SHEET		1	*
	31	144 2833 300	FRONT PANEL(BK)	for E3	1	. *
1	31	144 2833 313	FRONT PANEL(GO)	for E2 gold model	1	*
	31	144 2833 326	FRONT PANEL(BK)	for E2 black model	1	*
	32	144 2854 101	DISPLAY PLATE(BK)	for E3,E2 black model	1	*
	32	144 2854 114	DISPLAY PLATE(GO)	for E2 gold model, JP	.   1	*
	33	146 2225 707	INNER PANEL	for E3,E2 black model	1	*
1	33	146 2225 710	INNER PANEL	for E2 gold model, JP	1	*
1						

	Ref.No.	Part No.	Part Name	Remarks	Q'ty	New
	34	146 2282 012	LOADER PANEL	for E2 gold model, JP	1	14011
	35	146 2336 007	POWER KNOB GUIDE(BK)	for E3,E2 black model	1	*
	35	146 2336 010	POWER KNOB GUIDE(GO)	for E2 gold model, JP	1	*
$\Lambda$	36	203 3994 000	AC INLET (3P) 100/120V	for E3,JP	1	
	36	203 3995 009	AC INLET (2P) 230V	for E2	1	
$\frac{4}{\lambda}$	37	233 6456 106	POWER TRANS(E3) 100V	for E3		*
	I			1 '	l .	
	37	233 0664 004	POWER TRANS(N) 120V	for JP	1 1	
<u> </u>	37	233 6457 008	POWER TRANS(E2) 230V	for E2	1	1
1	38	263 1164 009	PQ018EF01SZ	IC413,414	2	
	39	263 1179 007	NJM7805FA(SS)-#4MS	IC909,914	1	
ł	40	263 1179 023	NJM7808FA(SS)-#4MS	IC911	1	. *
	41	342 0027 000	FERRITE CORE		1	. "
1	42	411 2034 229	CHASSIS		1	. *
	43	411 2045 001	TRANS BASE		1	
	44	412 4944 035	FRONT ANGLE		2	*
	45	412 5032 001	PWB STAY		1	*
- 1	46	412 5057 002	L/P COVER BRACKET		1	*
	47	412 5066 019	EARTH GASKET(0.09)	for E3	9	
ł	48	414 0989 003	L/P COVER	`	1	*
	49	414 0990 005	SHIELD IEEE1394(BOT)		1	*
.	50	414 0991 004	SHIELD IEEE1394(TOP)		1	*
Ì	51	417 0651 107	HEAT PLATE		1	*
- 1	52	461 1050 018	RUBBER PAD		4	ļ
Ì	53	461 1069 012	RUBBER SHEET	for JP	1	
	54	461 1131 021	RUBBER FOAM		2	
ľ	55	461 1172 006	EMI GASKET UC-3E0504 1m	for E3	10	
- 1	55-1	GEN 6511	GASKET SUB ASS'Y(40) 40mm	for E3	1	
ļ	55-2	GEN 6511-1	GASKET SUB ASS'Y(30) 30mm	for E3	2	
- 1	56	513 2065 002	E2 LASER CAUTION	for E2	1	
ļ	57	513 3406 107	LABEL (A)	for E3	1	
1	58	513 3436 009	ROM SEAL	101 23	1	
.	59			for E2	1 '	1
1	60	513 3463 001	LABEL(LASER)	for E3	1	*
ļ		513 3951 005	FUSE CAUTION LABEL		1	
ŀ	60	513 3951 018	FUSE CAUTION LABEL 230V	for E2	1	
	61	FG180-1	DVD MECHA UNIT		1	
- 1	62	•	ACETATE CLOTH TAPE	NITTO No.156 W20 × L120	2	1
	63	-	ACETATE CLOTH TAPE	NITTO No.156 W10 × L30	1	ļ
- 1	64	-	ACETATE CLOTH TAPE	NITTO No.156 W20 × L340	1	
	70	009 0186 015	24P FFC(0.5)		. 1	ļ
1	71	009 0244 009	17P FFC(1.0)	CW171	1	*
	72	009 0244 012	17P FFC(1.0)	CW173	1	*
١	73	009 0244 025	17P FFC(1.0)	CW172	1	*
	74	009 0244 038	19P FFC(1.0)	CW191	.1	*
1	75	009 0244 041	25P FFC(1.0)	CW251	1	*
.,	76	009 0244 054	30P FFC(1.0)	CW301	1	*
- 1	77	009 0244 067	33P FFC(1.0)	CW331	1	. *
	78	203 0722 013	1P CONTACT ASS'Y		1	*
	79	203 2426 003	2P CONTACT ASS'Y		1	1
	80	203 5293 039	3P VH CON.CORD	CW24.	1	*
į	81	203 5294 012	3P VH-VH CON.CORD	CW25	1	
	82	203 5295 011	3P VH-VH CON.CORD	CW23	1	*
	83			CIAVAA		
1		203 6601 002	4P PH-PH CONN.CORD	CW41	1	
	84	203 8517 068	5P PH-PH CONN.CORD	0.004.04	1	
	85	204 2942 014	10P PH-PH CON.CORD	CW101	1	
	86	204 2964 005	8P PH-PH CON.CORD	CW32	1	*
1	87	204 2942 027	10P PH-PH CON.CORD	for E2	1	*
	88	203 8543 003	5P PH-3P PH CON.CORD	for E2	1	*
1	89	203 5296 023	3P PH-PH CON.CORD	for E2	1	*
	101	412 2404 043	PWB HOLDER (WLS-13)		3	
- 1	102	445 0033 005	WIRE CLAMP BAND		7	
- 1	103	445 0048 016	CORD HOLDER (L50)	1	4	i


DVD-5900/DVD-A11


	Ref.No.	Part No.	Part Name	Remarks	Q'ty	New
-	104	449 0033 052	LOCKING CARD SPACER	· · · · · · · · · · · · · · · · · · ·	1	
.	105	449 0077 018	CARD SPACER		2	
İ	106	449 0077 021	CARD SPACER		2	
	107	449 0210 008	PWB SPACER(LCBS-30)	CW81	1	*
SCRE	w					1
	111	471 2305 015	3X10 CFS		2	
ĺ	112	471 3304 015	3X8 CBS-Z	for E3	10	
	112	471 3304 015	3X8 CBS-Z	for E2	8	
	113	471 3304 028	3X8 CBS-B	for JP	4	
	114	473 7002 018	3X8 CBTS (S)-Z	for E3	41	
	114	473 7002 018	3X8 CBTS (S)-Z	for E2	36	
	115	473 7003 017	3X8 CFTS (S)-B	·	2	
	116	473 7004 029	4X10 CBTS (S)-Z	for JP	2	
	117	473 7004 087	4X14 CBTS(S)-B	for E3, E2	2	ļ
	118	473 7005 015	3X12 CBTS (S)-Z		4	
	119	473 7015 005	3X6 CBTS(S)-B	for E3	26	
	119	473 7015 005	3X6 CBTS(S)-B	for E2, JP	28	
	120	473 7500 044	3X8 CBTS (P)-B		18	
	121	473 7508 017	3X10 CBTS (P)-B		4	1
	122	477 0064 123	FIXING SCREW	for E3	9	
	122	477 0064 123	FIXING SCREW	for E2	13	
	122	477 0064 123	FIXING SCREW	for JP	10	
	123	477 0263 005	3P.SWELLING SCREW	for E3, E2 black model	8	
	123	477 0263 018	3P.SWELLING SCREW	for E2 gold model, JP	8	
	124	-	M3 NUT FOR RS-232C		2	
	125		M3 NUT FOR DVI-D		2	
	!					




# PARTS LIST OF DVD MWCHANISM(FG180-1)


	Ref. No.	Part No.	Part Name	Remarks	Q'ty
	1	411 1988 101	Mecha chassis		1
	2	431 0426 503	Plate gear		· 1
	3	9KA 2A40 3D	Gear base sub Ass'y		1
	4	441 1952 109	Gear base Ass'y		1
	5	9KM 01T1 32	LD Motor		1
	6-1	9KA 85P0 05	Detector SW P.W.B.		1
	6-2	9KA 85G0 27	2P Connector wire		1
	6-3	9KA 82G3 08	2P Connector		1
	6-4	9KS 01W1 48	Detector SW		1
	7	421 0772 108	Motor pully		1
	В	424 0269 209	Gear C		1
	9	424 0268 200	Gear B	·	2
	10	424 0267 201	Gear A		1
	11	424 0270 104	Pulley gear		1
	12	423 0077 100	Belt		1
	13	446 0063 104	Mecha frame		1
	14A	9KC 2A50 6A	TRAV. Mecha Ass'y	with FEED MOTOR	1
	14B	9KC 2A07 4B	TRAV. Mecha Ass'y	without FEED MOTOR	1
	15	9KC 2G08 3A	Damper-IDLE		4
	16	424 0246 109	Loader gear		1
	17	431 0427 405	Loader		1
	18	461 1131 005	Rubber form		1
	19	461 1131 018	Rubber form		1
	20	412 4817 104	Loader bracket		1
	21	431 0384 001	Slide shaft		1
	22	431 0428 006	Holder		1 1
	23	412 4818 006	Bearing plate Ass'y		1
	26	203 8517 068	5P PH-PH Connector cord		1
	28	412 4820 201	Clamp base		1 1
	29	9KA 7G20 3B	Clamper L		1
	30	9KA 7P08 5A	Clamper T		1
	31	9KA 7G20 2D	Clamper H		1
	32	403 0061 002	Clamp base damper	· ·	1
	34	513 3436 009	ROM seal		1
	0,7	010010000	·		
	SCREWS				
	50	471 9057 007	Special screw M1.7		2
	51	9KM 01T1 32	Screw 2.6x2.5 CBS-NI		2
	52	471 3813 001	Screw 2.6x4 CBS-B		4
	53	9KH 26P0 08	Screw 2.6x8 CFTS(P)		5
	54	473 7511 004	Screw 3x10 CFTS (P)-Z		1
	55	473 7508 017	Screw 3x10 CPTS (P)-B		12
			Screw 3x10 CBTS (P)-B Screw 3x16 CBTS (P)-B		2
	56	473 7508 046	1 1		2
	57	477 0262 006	Special screw		4
	58	9KC 1H01 1A	SCW-Damper		1
	59	9KP 36C6 25	Slit washer		
	60	9KP 26C6 25	Slit washer	J	1







# **PACKING VIEW**




#### 146

# **PARTS LIST OF PACKING & ACCESSORIES**

Note: The symbols in the column "Remarks" indicate the following destinations.
E3: U.S.A. & Canada model
E2: Europe model
JP: Japan model

	Ref.No.	Part No.	Part Name	Remarks	Q'ty	New
	200	513 3910 004	MADE IN CHINA LABEL		1	. *
	201	GEN6038	S.NO.SHEET SUB ASS'Y		1	ŀ
<u>^</u>	202	113 1945 004	RJ45 DUST COVER		1	
	203	513 3961 008	SECOND EDITION SEAL	.	1	l
	204	PM07A01	MANUFAC.DATE SUB ASS		1	
	205	GEN6295	MANUFAC.(J)SUB ASS'Y	for JP	1	
	212	515 0944 008	WARRANTY (HOME)	for E3	1	1
	213	511 4040 003	INST.MANUAL(E3)	for E3	1	*
	213	511 4042 001	INST.MANUAL(E2)	for E2	1	*
	213	511 4041 002	INST.MANUAL(-N)	for JP	1	*
	214	515 0921 209	S.S.LIST(EX)		1	
	215	206 2202 006	AC CORD SET (E3)	for E3	1	
	215	206 2203 005	AC CORD SET (E2)	for E2	1	
	215	206 2141 002	AC CORD W/CON&PLUG	for JP	1	
	216	203 2405 008	2P PIN CORD		1	
	217	203 0701 005	1P PIN CORD(VIDEO)		1	
	218	204 2953 003	8P MODULAR CABLE		1	*
	219	203 6597 006	4P IEEE1394 CABLE		4	*.
	220	399 0902 008	RC-962		1	*
	221	394 0051 006	BATTERY(UM-3)ASS'Y	*	1	
	222	GEN0225	CONT.CARD(L)SUB ASSY	·	1	
	223	GEN5854	GUARANTEE(S)SUB ASSY	for JP (2 years)	1	
	224	517 1413 055	UPC LABEL	for E3	1	*
	224	517 1484 000	E2 POS LABEL	for E2 black model	1	*
	224	517 1476 092	E2 POS LABEL	for E2 gold model	1	*
	224	517 1414 096	POS LABEL	for JP	1	*
	225	GEN1045	S.NO.SHEET SUB ASS'Y	for JP	1	
	226	513 9111 001	COLOR LABEL (GOLD)	for E2 gold model	2	
	206	505 0131 076	CABINET COVER		1	
	207	503 1462 007	CUSHION (R)		1	*
	208	503 1463 006	CUSHION (L)		1	*
	209	501 2239 039	CARTON CASE(E3)	for E3	1	**
,	209	501 2239 042	CARTON CASE(E2)	for E2	1	*
	209	501 2239 013	CARTON CASE(-N)	for JP	1	*
	210	509 0179 001	SIDE SUPPORT BOX		2	*
	211	505 0038 043	POLY COVER		1	

147



### **MEASURING METHOD AND WAVEFORMS**

To check the waveforms on the Main P.W.B., the GND (-) probe of the oscilloscope to "Vref" point. (Except for Inner SW, TRVSW)

### NOTES

Measuring Disc: DVD/DVDT-S01 or TDV-520A CD/TCD-784

(It is better to use wires for extending between the probe and test points.)

- When watching the HF waveform, use the extending wire as short as possible.
- When HF waveform is noisy or cannot discriminate the eye-pattern, replace the Traverse Unit after measuring the lop.
- ① ~ ⑦ points have the certain test points shown below.

### 各部の波形と測定方法


メイン基板の波形チェックを行うためにはオシロスコープの GND(-) プローブを "Vref" ポイントに接続します。

# 注 意

測定ディスク: DVD/DVDT-S01 or TDV-520A CD/TCD-784

(テストポイントとプローブ間に延長ワイヤを使用するのがより良い方法です。)


- HF 波形を観測する場合、できるだけ短い延長ワイヤを 使用してください。
- ・HF 波形がノイズで不明瞭、またはアイパターンが識別 不能の場合は lop 測定後にトラバースユニットを交換し てください。
- ・ポイント①~⑰は、下図のように特定テストポイント付きです。



GU-3512 Main P.W.B. Unit Foil Side


## **WAVEFORMS**


### • GU-3512 MAIN P.W.B.





# • GU-3515 POWER P.W.B.


# • GU-3514-1 VIDEO P.W.B.



































## NOTE FOR SCHEMATIC DIAGRAM

#### 1. WARNING:

Use ONLY replacement parts recommended by the manufacturer.

#### 2. CAUTION:

Before returning the unit to the customer, make sure you make either (1) a leakage current check or (2) a line to chassis resistance check. If the leakage current exceeds 0.5 milliamps, or if the resistance from chassis to either side of the power cord is less than 460 kohms, the unit is defective.

#### 3. WARNING:

DO NOT return the unit to the customer until the problem is located and corrected.

#### 4. NOTICE:

ALL RESISTANCE VALUES IN OHM. k=1,000 OHM M=1,000,000 OHM
ALL CAPACITANCE VALUES IN MICRO FARAD.
P=MICRO-MICRO FARAD
EACH VOLTAGE AND CURRENT ARE MEASURED AT NO SIGNAL INPUT CONDITION.
CIRCUIT AND PARTS ARE SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

SIGNAL LINE


### 配線図について


▲ 印の部品は安全を維持するために重要な部品です。 従って交換時は必ず指定の部品を使用してください。


### 注)

- 1. 指定なき抵抗値は  $\Omega$ 、 k は k  $\Omega$ 、 M は M  $\Omega$  を示す。
- 2. 指定なきコンデンサーの値は  $\mu$ F、p は pF を示す。
- 3. 各部の電圧は無信号の値を示す。
- 4. この配線図は基本配線図です。改良等のため変更することがありますのでご了承ください。


SIGNAL LINE











(For Japan model)











GU-3515-2 ANALOG POWER UNIT

+12V\_A1 GND\_A1 GND\_A1

TO GU-3513-1 AUDIO UNIT

164

SCHEMATIC DIAGRAMS (13/20)

GU-3515-1 DIGITAL POWER UNIT GU-3515-2 ANALOG POWER UNIT

(For Japan model)

